dma.c 3.0 KB

123456789101112131415161718192021222324252627282930313233343536373839404142434445464748495051525354555657585960616263646566676869707172737475767778798081828384858687888990919293
  1. /**
  2. ******************************************************************************
  3. * File Name : dma.c
  4. * Description : This file provides code for the configuration
  5. * of all the requested memory to memory DMA transfers.
  6. ******************************************************************************
  7. * @attention
  8. *
  9. * <h2><center>&copy; Copyright (c) 2023 STMicroelectronics.
  10. * All rights reserved.</center></h2>
  11. *
  12. * This software component is licensed by ST under Ultimate Liberty license
  13. * SLA0044, the "License"; You may not use this file except in compliance with
  14. * the License. You may obtain a copy of the License at:
  15. * www.st.com/SLA0044
  16. *
  17. ******************************************************************************
  18. */
  19. /* Includes ------------------------------------------------------------------*/
  20. #include "dma.h"
  21. /* USER CODE BEGIN 0 */
  22. /* USER CODE END 0 */
  23. /*----------------------------------------------------------------------------*/
  24. /* Configure DMA */
  25. /*----------------------------------------------------------------------------*/
  26. /* USER CODE BEGIN 1 */
  27. /* USER CODE END 1 */
  28. /**
  29. * Enable DMA controller clock
  30. */
  31. void MX_DMA_Init(void)
  32. {
  33. /* DMA controller clock enable */
  34. __HAL_RCC_DMA2_CLK_ENABLE();
  35. __HAL_RCC_DMA1_CLK_ENABLE();
  36. /* DMA interrupt init */
  37. /* DMA1_Stream0_IRQn interrupt configuration */
  38. HAL_NVIC_SetPriority(DMA1_Stream0_IRQn, 5, 0);
  39. HAL_NVIC_EnableIRQ(DMA1_Stream0_IRQn);
  40. /* DMA1_Stream1_IRQn interrupt configuration */
  41. HAL_NVIC_SetPriority(DMA1_Stream1_IRQn, 5, 0);
  42. HAL_NVIC_EnableIRQ(DMA1_Stream1_IRQn);
  43. /* DMA1_Stream2_IRQn interrupt configuration */
  44. HAL_NVIC_SetPriority(DMA1_Stream2_IRQn, 5, 0);
  45. HAL_NVIC_EnableIRQ(DMA1_Stream2_IRQn);
  46. /* DMA1_Stream3_IRQn interrupt configuration */
  47. HAL_NVIC_SetPriority(DMA1_Stream3_IRQn, 5, 0);
  48. HAL_NVIC_EnableIRQ(DMA1_Stream3_IRQn);
  49. /* DMA1_Stream5_IRQn interrupt configuration */
  50. HAL_NVIC_SetPriority(DMA1_Stream5_IRQn, 5, 0);
  51. HAL_NVIC_EnableIRQ(DMA1_Stream5_IRQn);
  52. /* DMA2_Stream0_IRQn interrupt configuration */
  53. HAL_NVIC_SetPriority(DMA2_Stream0_IRQn, 5, 0);
  54. HAL_NVIC_EnableIRQ(DMA2_Stream0_IRQn);
  55. /* DMA2_Stream1_IRQn interrupt configuration */
  56. HAL_NVIC_SetPriority(DMA2_Stream1_IRQn, 5, 0);
  57. HAL_NVIC_EnableIRQ(DMA2_Stream1_IRQn);
  58. /* DMA2_Stream2_IRQn interrupt configuration */
  59. HAL_NVIC_SetPriority(DMA2_Stream2_IRQn, 5, 0);
  60. HAL_NVIC_EnableIRQ(DMA2_Stream2_IRQn);
  61. /* DMA2_Stream3_IRQn interrupt configuration */
  62. HAL_NVIC_SetPriority(DMA2_Stream3_IRQn, 5, 0);
  63. HAL_NVIC_EnableIRQ(DMA2_Stream3_IRQn);
  64. #ifdef FUNC_ENABLE_USART1_RFID
  65. /* DMA2_Stream5_IRQn interrupt configuration */
  66. HAL_NVIC_SetPriority(DMA2_Stream5_IRQn, 5, 0);
  67. HAL_NVIC_EnableIRQ(DMA2_Stream5_IRQn);
  68. #endif
  69. }
  70. /* USER CODE BEGIN 2 */
  71. /* USER CODE END 2 */
  72. /**
  73. * @}
  74. */
  75. /**
  76. * @}
  77. */
  78. /************************ (C) COPYRIGHT STMicroelectronics *****END OF FILE****/