stm32f4xx_it.c 15 KB

123456789101112131415161718192021222324252627282930313233343536373839404142434445464748495051525354555657585960616263646566676869707172737475767778798081828384858687888990919293949596979899100101102103104105106107108109110111112113114115116117118119120121122123124125126127128129130131132133134135136137138139140141142143144145146147148149150151152153154155156157158159160161162163164165166167168169170171172173174175176177178179180181182183184185186187188189190191192193194195196197198199200201202203204205206207208209210211212213214215216217218219220221222223224225226227228229230231232233234235236237238239240241242243244245246247248249250251252253254255256257258259260261262263264265266267268269270271272273274275276277278279280281282283284285286287288289290291292293294295296297298299300301302303304305306307308309310311312313314315316317318319320321322323324325326327328329330331332333334335336337338339340341342343344345346347348349350351352353354355356357358359360361362363364365366367368369370371372373374375376377378379380381382383384385386387388389390391392393394395396397398399400401402403404405406407408409410411412413414415416417418419420421422423424425426427428429430431432433434435436437438439440441442443444445446447448449450451452453454455456457458459460461462463464465466467468469470471472473474475476477478479480481482483484485486487488489490491492493494495496497498499500501502503504505506507508509510511512513514515516517518519520521522523524525526527528529530531532533534535536537538539540541542543544545546547548549550551552553554555556557558559560561562563564565566567568569570571572573574575576577578579580581582583584585586587588589590591592593594595596597598599600601602
  1. /* USER CODE BEGIN Header */
  2. /**
  3. ******************************************************************************
  4. * @file stm32f4xx_it.c
  5. * @brief Interrupt Service Routines.
  6. ******************************************************************************
  7. * @attention
  8. *
  9. * <h2><center>&copy; Copyright (c) 2019 STMicroelectronics.
  10. * All rights reserved.</center></h2>
  11. *
  12. * This software component is licensed by ST under Ultimate Liberty license
  13. * SLA0044, the "License"; You may not use this file except in compliance with
  14. * the License. You may obtain a copy of the License at:
  15. * www.st.com/SLA0044
  16. *
  17. ******************************************************************************
  18. */
  19. /* USER CODE END Header */
  20. /* Includes ------------------------------------------------------------------*/
  21. #include "main.h"
  22. #include "stm32f4xx_it.h"
  23. #include "FreeRTOS.h"
  24. #include "task.h"
  25. /* Private includes ----------------------------------------------------------*/
  26. /* USER CODE BEGIN Includes */
  27. #include "usart.h"
  28. #include "adc.h"
  29. #include "FreeRTOSConfig.h"
  30. #include "usbd_cdc_if.h"
  31. /* USER CODE END Includes */
  32. /* Private typedef -----------------------------------------------------------*/
  33. /* USER CODE BEGIN TD */
  34. /* USER CODE END TD */
  35. /* Private define ------------------------------------------------------------*/
  36. /* USER CODE BEGIN PD */
  37. /* USER CODE END PD */
  38. /* Private macro -------------------------------------------------------------*/
  39. /* USER CODE BEGIN PM */
  40. /* USER CODE END PM */
  41. /* Private variables ---------------------------------------------------------*/
  42. /* USER CODE BEGIN PV */
  43. /* USER CODE END PV */
  44. /* Private function prototypes -----------------------------------------------*/
  45. /* USER CODE BEGIN PFP */
  46. /* USER CODE END PFP */
  47. /* Private user code ---------------------------------------------------------*/
  48. /* USER CODE BEGIN 0 */
  49. /* USER CODE END 0 */
  50. /* External variables --------------------------------------------------------*/
  51. extern PCD_HandleTypeDef hpcd_USB_OTG_FS;
  52. extern DMA_HandleTypeDef hdma_adc1;
  53. extern DMA_HandleTypeDef hdma_adc2;
  54. extern DMA_HandleTypeDef hdma_adc3;
  55. extern ADC_HandleTypeDef hadc1;
  56. extern ADC_HandleTypeDef hadc2;
  57. extern ADC_HandleTypeDef hadc3;
  58. extern TIM_HandleTypeDef htim1;
  59. extern TIM_HandleTypeDef htim4;
  60. extern TIM_HandleTypeDef htim5;
  61. extern TIM_HandleTypeDef htim6;
  62. extern TIM_HandleTypeDef htim9;
  63. extern TIM_HandleTypeDef htim13;
  64. extern TIM_HandleTypeDef htim14;
  65. extern DMA_HandleTypeDef hdma_uart5_rx;
  66. extern DMA_HandleTypeDef hdma_usart1_rx;
  67. extern DMA_HandleTypeDef hdma_usart2_rx;
  68. extern DMA_HandleTypeDef hdma_usart3_rx;
  69. extern DMA_HandleTypeDef hdma_usart6_rx;
  70. extern UART_HandleTypeDef huart5;
  71. extern UART_HandleTypeDef huart1;
  72. extern UART_HandleTypeDef huart2;
  73. extern UART_HandleTypeDef huart3;
  74. extern UART_HandleTypeDef huart6;
  75. extern TIM_HandleTypeDef htim7;
  76. /* USER CODE BEGIN EV */
  77. uint16_t ADC_Watch_Clear_Tick = 0;
  78. /* USER CODE END EV */
  79. /******************************************************************************/
  80. /* Cortex-M4 Processor Interruption and Exception Handlers */
  81. /******************************************************************************/
  82. /**
  83. * @brief This function handles Non maskable interrupt.
  84. */
  85. void NMI_Handler(void)
  86. {
  87. /* USER CODE BEGIN NonMaskableInt_IRQn 0 */
  88. /* USER CODE END NonMaskableInt_IRQn 0 */
  89. /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
  90. /* USER CODE END NonMaskableInt_IRQn 1 */
  91. }
  92. /**
  93. * @brief This function handles Hard fault interrupt.
  94. */
  95. void HardFault_Handler(void)
  96. {
  97. /* USER CODE BEGIN HardFault_IRQn 0 */
  98. /* USER CODE END HardFault_IRQn 0 */
  99. while (1)
  100. {
  101. /* USER CODE BEGIN W1_HardFault_IRQn 0 */
  102. /* USER CODE END W1_HardFault_IRQn 0 */
  103. }
  104. }
  105. /**
  106. * @brief This function handles Memory management fault.
  107. */
  108. void MemManage_Handler(void)
  109. {
  110. /* USER CODE BEGIN MemoryManagement_IRQn 0 */
  111. /* USER CODE END MemoryManagement_IRQn 0 */
  112. while (1)
  113. {
  114. /* USER CODE BEGIN W1_MemoryManagement_IRQn 0 */
  115. /* USER CODE END W1_MemoryManagement_IRQn 0 */
  116. }
  117. }
  118. /**
  119. * @brief This function handles Pre-fetch fault, memory access fault.
  120. */
  121. void BusFault_Handler(void)
  122. {
  123. /* USER CODE BEGIN BusFault_IRQn 0 */
  124. /* USER CODE END BusFault_IRQn 0 */
  125. while (1)
  126. {
  127. /* USER CODE BEGIN W1_BusFault_IRQn 0 */
  128. /* USER CODE END W1_BusFault_IRQn 0 */
  129. }
  130. }
  131. /**
  132. * @brief This function handles Undefined instruction or illegal state.
  133. */
  134. void UsageFault_Handler(void)
  135. {
  136. /* USER CODE BEGIN UsageFault_IRQn 0 */
  137. /* USER CODE END UsageFault_IRQn 0 */
  138. while (1)
  139. {
  140. /* USER CODE BEGIN W1_UsageFault_IRQn 0 */
  141. /* USER CODE END W1_UsageFault_IRQn 0 */
  142. }
  143. }
  144. /**
  145. * @brief This function handles Debug monitor.
  146. */
  147. void DebugMon_Handler(void)
  148. {
  149. /* USER CODE BEGIN DebugMonitor_IRQn 0 */
  150. /* USER CODE END DebugMonitor_IRQn 0 */
  151. /* USER CODE BEGIN DebugMonitor_IRQn 1 */
  152. /* USER CODE END DebugMonitor_IRQn 1 */
  153. }
  154. /******************************************************************************/
  155. /* STM32F4xx Peripheral Interrupt Handlers */
  156. /* Add here the Interrupt Handlers for the used peripherals. */
  157. /* For the available peripheral interrupt handler names, */
  158. /* please refer to the startup file (startup_stm32f4xx.s). */
  159. /******************************************************************************/
  160. /**
  161. * @brief This function handles PVD interrupt through EXTI line 16.
  162. */
  163. void PVD_IRQHandler(void)
  164. {
  165. /* USER CODE BEGIN PVD_IRQn 0 */
  166. /* USER CODE END PVD_IRQn 0 */
  167. HAL_PWR_PVD_IRQHandler();
  168. /* USER CODE BEGIN PVD_IRQn 1 */
  169. /* USER CODE END PVD_IRQn 1 */
  170. }
  171. /**
  172. * @brief This function handles DMA1 stream0 global interrupt.
  173. */
  174. void DMA1_Stream0_IRQHandler(void)
  175. {
  176. /* USER CODE BEGIN DMA1_Stream0_IRQn 0 */
  177. /* USER CODE END DMA1_Stream0_IRQn 0 */
  178. HAL_DMA_IRQHandler(&hdma_uart5_rx);
  179. /* USER CODE BEGIN DMA1_Stream0_IRQn 1 */
  180. /* USER CODE END DMA1_Stream0_IRQn 1 */
  181. }
  182. /**
  183. * @brief This function handles DMA1 stream1 global interrupt.
  184. */
  185. void DMA1_Stream1_IRQHandler(void)
  186. {
  187. /* USER CODE BEGIN DMA1_Stream1_IRQn 0 */
  188. /* USER CODE END DMA1_Stream1_IRQn 0 */
  189. HAL_DMA_IRQHandler(&hdma_usart3_rx);
  190. /* USER CODE BEGIN DMA1_Stream1_IRQn 1 */
  191. /* USER CODE END DMA1_Stream1_IRQn 1 */
  192. }
  193. /**
  194. * @brief This function handles DMA1 stream5 global interrupt.
  195. */
  196. void DMA1_Stream5_IRQHandler(void)
  197. {
  198. /* USER CODE BEGIN DMA1_Stream5_IRQn 0 */
  199. /* USER CODE END DMA1_Stream5_IRQn 0 */
  200. HAL_DMA_IRQHandler(&hdma_usart2_rx);
  201. /* USER CODE BEGIN DMA1_Stream5_IRQn 1 */
  202. /* USER CODE END DMA1_Stream5_IRQn 1 */
  203. }
  204. /**
  205. * @brief This function handles ADC1, ADC2 and ADC3 global interrupts.
  206. */
  207. void ADC_IRQHandler(void)
  208. {
  209. /* USER CODE BEGIN ADC_IRQn 0 */
  210. /* USER CODE END ADC_IRQn 0 */
  211. HAL_ADC_IRQHandler(&hadc1);
  212. HAL_ADC_IRQHandler(&hadc2);
  213. HAL_ADC_IRQHandler(&hadc3);
  214. /* USER CODE BEGIN ADC_IRQn 1 */
  215. /* USER CODE END ADC_IRQn 1 */
  216. }
  217. /**
  218. * @brief This function handles TIM1 break interrupt and TIM9 global interrupt.
  219. */
  220. void TIM1_BRK_TIM9_IRQHandler(void)
  221. {
  222. /* USER CODE BEGIN TIM1_BRK_TIM9_IRQn 0 */
  223. /* USER CODE END TIM1_BRK_TIM9_IRQn 0 */
  224. HAL_TIM_IRQHandler(&htim1);
  225. HAL_TIM_IRQHandler(&htim9);
  226. /* USER CODE BEGIN TIM1_BRK_TIM9_IRQn 1 */
  227. /* USER CODE END TIM1_BRK_TIM9_IRQn 1 */
  228. }
  229. /**
  230. * @brief This function handles TIM4 global interrupt.
  231. */
  232. void TIM4_IRQHandler(void)
  233. {
  234. /* USER CODE BEGIN TIM4_IRQn 0 */
  235. /* USER CODE END TIM4_IRQn 0 */
  236. HAL_TIM_IRQHandler(&htim4);
  237. /* USER CODE BEGIN TIM4_IRQn 1 */
  238. /* USER CODE END TIM4_IRQn 1 */
  239. }
  240. /**
  241. * @brief This function handles USART1 global interrupt.
  242. */
  243. void USART1_IRQHandler(void)
  244. {
  245. /* USER CODE BEGIN USART1_IRQn 0 */
  246. /* USER CODE END USART1_IRQn 0 */
  247. HAL_UART_IRQHandler(&huart1);
  248. /* USER CODE BEGIN USART1_IRQn 1 */
  249. uint32_t temp;
  250. if(RESET != __HAL_UART_GET_FLAG(&huart1, UART_FLAG_IDLE))
  251. {
  252. __HAL_UART_CLEAR_IDLEFLAG(&huart1);
  253. HAL_UART_DMAStop(&huart1);
  254. temp = __HAL_DMA_GET_COUNTER(&hdma_usart1_rx);
  255. UART_RFID_rx_len = (UART_BUFFER_SIZE>>4) - temp;
  256. UART_RFID_recv_end_flag = ON;
  257. }
  258. /* USER CODE END USART1_IRQn 1 */
  259. }
  260. /**
  261. * @brief This function handles USART2 global interrupt.
  262. */
  263. void USART2_IRQHandler(void)
  264. {
  265. /* USER CODE BEGIN USART2_IRQn 0 */
  266. #ifdef FUNC_RS485_SLAVE
  267. #endif //FUNC_RS485_SLAVE
  268. /* USER CODE END USART2_IRQn 0 */
  269. HAL_UART_IRQHandler(&huart2);
  270. /* USER CODE BEGIN USART2_IRQn 1 */
  271. #ifdef FUNC_RS485_SLAVE
  272. if(RESET != __HAL_UART_GET_FLAG(&huart2, UART_FLAG_IDLE))
  273. {
  274. __HAL_UART_CLEAR_IDLEFLAG(&huart2);
  275. HAL_UART_DMAStop(&huart2);
  276. uint32_t temp = __HAL_DMA_GET_COUNTER(&hdma_usart2_rx);
  277. UART_RS485_rx_len = UART_BUFFER_SIZE - temp;
  278. UART_RS485_recv_end_flag = ON;
  279. }
  280. #endif //FUNC_RS485_SLAVE
  281. /* USER CODE END USART2_IRQn 1 */
  282. }
  283. /**
  284. * @brief This function handles USART3 global interrupt.
  285. */
  286. void USART3_IRQHandler(void)
  287. {
  288. /* USER CODE BEGIN USART3_IRQn 0 */
  289. /* USER CODE END USART3_IRQn 0 */
  290. HAL_UART_IRQHandler(&huart3);
  291. /* USER CODE BEGIN USART3_IRQn 1 */
  292. uint32_t temp;
  293. if(RESET != __HAL_UART_GET_FLAG(&huart3, UART_FLAG_IDLE))
  294. {
  295. __HAL_UART_CLEAR_IDLEFLAG(&huart3);
  296. HAL_UART_DMAStop(&huart3);
  297. temp = __HAL_DMA_GET_COUNTER(&hdma_usart3_rx);
  298. UART_IAP_rx_len = UART_BUFFER_SIZE - temp;
  299. UART_IAP_recv_end_flag = ON;
  300. }
  301. /* USER CODE END USART3_IRQn 1 */
  302. }
  303. /**
  304. * @brief This function handles TIM8 update interrupt and TIM13 global interrupt.
  305. */
  306. void TIM8_UP_TIM13_IRQHandler(void)
  307. {
  308. /* USER CODE BEGIN TIM8_UP_TIM13_IRQn 0 */
  309. /* USER CODE END TIM8_UP_TIM13_IRQn 0 */
  310. HAL_TIM_IRQHandler(&htim13);
  311. /* USER CODE BEGIN TIM8_UP_TIM13_IRQn 1 */
  312. /* USER CODE END TIM8_UP_TIM13_IRQn 1 */
  313. }
  314. /**
  315. * @brief This function handles TIM8 trigger and commutation interrupts and TIM14 global interrupt.
  316. */
  317. void TIM8_TRG_COM_TIM14_IRQHandler(void)
  318. {
  319. /* USER CODE BEGIN TIM8_TRG_COM_TIM14_IRQn 0 */
  320. /* USER CODE END TIM8_TRG_COM_TIM14_IRQn 0 */
  321. HAL_TIM_IRQHandler(&htim14);
  322. /* USER CODE BEGIN TIM8_TRG_COM_TIM14_IRQn 1 */
  323. /* USER CODE END TIM8_TRG_COM_TIM14_IRQn 1 */
  324. }
  325. /**
  326. * @brief This function handles TIM5 global interrupt.
  327. */
  328. void TIM5_IRQHandler(void)
  329. {
  330. /* USER CODE BEGIN TIM5_IRQn 0 */
  331. /* USER CODE END TIM5_IRQn 0 */
  332. HAL_TIM_IRQHandler(&htim5);
  333. /* USER CODE BEGIN TIM5_IRQn 1 */
  334. ulHighFrequencyTimerTicks++;
  335. //Clear ADC Watch Leak count , 1ms clear 1 times
  336. ADC_Watch_Clear_Tick++;
  337. if (ADC_Watch_Clear_Tick >= 100)
  338. {
  339. ADC_Watch_Clear_Tick = 0 ;
  340. Charger.counter.WatchDogLeak = 0 ;
  341. }
  342. // Chceck USB CDC reveiver idle event
  343. if(((HAL_GetTick() - USB_CDD_Receive_Tick) > 5) && (UART_IAP_rx_len > 0) && (UART_IAP_recv_end_flag == OFF))
  344. {
  345. UART_IAP_recv_end_flag = ON;
  346. isUSB_CDC_IAP = ON;
  347. }
  348. if(UART_BLE_Init_OK)
  349. {
  350. if(((((HAL_GetTick() - UART_BLE_Receive_Tick) > 200) && (UART_BLE_rx_len > 0)) || (UART_BLE_rx_len >= UART_BUFFER_SIZE)) && (UART_BLE_recv_end_flag == OFF))
  351. {
  352. HAL_UART_DMAStop(&huart5);
  353. UART_BLE_recv_end_flag = ON;
  354. }
  355. }
  356. if(UART_WIFI_Init_OK)
  357. {
  358. if(((((HAL_GetTick() - UART_WIFI_Receive_Tick) > 200) && (UART_WIFI_rx_len > 0)) || (UART_WIFI_rx_len >= UART_BUFFER_SIZE)) && (UART_WIFI_recv_end_flag == OFF))
  359. {
  360. HAL_UART_DMAStop(&WIFI_USART);
  361. UART_WIFI_recv_end_flag = ON;
  362. }
  363. }
  364. /* USER CODE END TIM5_IRQn 1 */
  365. }
  366. /**
  367. * @brief This function handles UART5 global interrupt.
  368. */
  369. void UART5_IRQHandler(void)
  370. {
  371. /* USER CODE BEGIN UART5_IRQn 0 */
  372. /* USER CODE END UART5_IRQn 0 */
  373. HAL_UART_IRQHandler(&huart5);
  374. /* USER CODE BEGIN UART5_IRQn 1 */
  375. uint32_t temp;
  376. if(RESET != __HAL_UART_GET_FLAG(&huart5, UART_FLAG_IDLE))
  377. {
  378. UART_BLE_Receive_Tick = HAL_GetTick();
  379. temp = __HAL_DMA_GET_COUNTER(&hdma_uart5_rx);
  380. UART_BLE_rx_len = (UART_BUFFER_SIZE - temp);
  381. if(!UART_BLE_Init_OK)
  382. {
  383. HAL_Delay(20);
  384. HAL_UART_DMAStop(&huart5);
  385. UART_BLE_recv_end_flag = ON;
  386. }
  387. __HAL_UART_CLEAR_IDLEFLAG(&huart5);
  388. }
  389. /* USER CODE END UART5_IRQn 1 */
  390. }
  391. /**
  392. * @brief This function handles TIM6 global interrupt, DAC1 and DAC2 underrun error interrupts.
  393. */
  394. void TIM6_DAC_IRQHandler(void)
  395. {
  396. /* USER CODE BEGIN TIM6_DAC_IRQn 0 */
  397. /* USER CODE END TIM6_DAC_IRQn 0 */
  398. HAL_TIM_IRQHandler(&htim6);
  399. /* USER CODE BEGIN TIM6_DAC_IRQn 1 */
  400. /* USER CODE END TIM6_DAC_IRQn 1 */
  401. }
  402. /**
  403. * @brief This function handles TIM7 global interrupt.
  404. */
  405. void TIM7_IRQHandler(void)
  406. {
  407. /* USER CODE BEGIN TIM7_IRQn 0 */
  408. /* USER CODE END TIM7_IRQn 0 */
  409. HAL_TIM_IRQHandler(&htim7);
  410. /* USER CODE BEGIN TIM7_IRQn 1 */
  411. /* USER CODE END TIM7_IRQn 1 */
  412. }
  413. /**
  414. * @brief This function handles DMA2 stream0 global interrupt.
  415. */
  416. void DMA2_Stream0_IRQHandler(void)
  417. {
  418. /* USER CODE BEGIN DMA2_Stream0_IRQn 0 */
  419. /* USER CODE END DMA2_Stream0_IRQn 0 */
  420. HAL_DMA_IRQHandler(&hdma_adc1);
  421. /* USER CODE BEGIN DMA2_Stream0_IRQn 1 */
  422. /* USER CODE END DMA2_Stream0_IRQn 1 */
  423. }
  424. /**
  425. * @brief This function handles DMA2 stream1 global interrupt.
  426. */
  427. void DMA2_Stream1_IRQHandler(void)
  428. {
  429. /* USER CODE BEGIN DMA2_Stream1_IRQn 0 */
  430. /* USER CODE END DMA2_Stream1_IRQn 0 */
  431. HAL_DMA_IRQHandler(&hdma_adc3);
  432. /* USER CODE BEGIN DMA2_Stream1_IRQn 1 */
  433. /* USER CODE END DMA2_Stream1_IRQn 1 */
  434. }
  435. /**
  436. * @brief This function handles DMA2 stream2 global interrupt.
  437. */
  438. void DMA2_Stream2_IRQHandler(void)
  439. {
  440. /* USER CODE BEGIN DMA2_Stream2_IRQn 0 */
  441. /* USER CODE END DMA2_Stream2_IRQn 0 */
  442. HAL_DMA_IRQHandler(&hdma_usart6_rx);
  443. /* USER CODE BEGIN DMA2_Stream2_IRQn 1 */
  444. /* USER CODE END DMA2_Stream2_IRQn 1 */
  445. }
  446. /**
  447. * @brief This function handles DMA2 stream3 global interrupt.
  448. */
  449. void DMA2_Stream3_IRQHandler(void)
  450. {
  451. /* USER CODE BEGIN DMA2_Stream3_IRQn 0 */
  452. /* USER CODE END DMA2_Stream3_IRQn 0 */
  453. HAL_DMA_IRQHandler(&hdma_adc2);
  454. /* USER CODE BEGIN DMA2_Stream3_IRQn 1 */
  455. /* USER CODE END DMA2_Stream3_IRQn 1 */
  456. }
  457. /**
  458. * @brief This function handles USB On The Go FS global interrupt.
  459. */
  460. void OTG_FS_IRQHandler(void)
  461. {
  462. /* USER CODE BEGIN OTG_FS_IRQn 0 */
  463. /* USER CODE END OTG_FS_IRQn 0 */
  464. HAL_PCD_IRQHandler(&hpcd_USB_OTG_FS);
  465. /* USER CODE BEGIN OTG_FS_IRQn 1 */
  466. /* USER CODE END OTG_FS_IRQn 1 */
  467. }
  468. /**
  469. * @brief This function handles DMA2 stream5 global interrupt.
  470. */
  471. void DMA2_Stream5_IRQHandler(void)
  472. {
  473. /* USER CODE BEGIN DMA2_Stream5_IRQn 0 */
  474. /* USER CODE END DMA2_Stream5_IRQn 0 */
  475. HAL_DMA_IRQHandler(&hdma_usart1_rx);
  476. /* USER CODE BEGIN DMA2_Stream5_IRQn 1 */
  477. /* USER CODE END DMA2_Stream5_IRQn 1 */
  478. }
  479. /**
  480. * @brief This function handles USART6 global interrupt.
  481. */
  482. void USART6_IRQHandler(void)
  483. {
  484. /* USER CODE BEGIN USART6_IRQn 0 */
  485. /* USER CODE END USART6_IRQn 0 */
  486. HAL_UART_IRQHandler(&huart6);
  487. /* USER CODE BEGIN USART6_IRQn 1 */
  488. /* USER CODE END USART6_IRQn 1 */
  489. }
  490. /* USER CODE BEGIN 1 */
  491. /* USER CODE END 1 */
  492. /************************ (C) COPYRIGHT STMicroelectronics *****END OF FILE****/