123456789101112131415161718192021222324252627282930313233343536373839404142434445464748495051525354555657585960616263646566676869707172737475767778798081828384858687888990919293949596979899100101102103104105106107108109110 |
- #ifndef _HDLCDRV_H
- #define _HDLCDRV_H
- struct hdlcdrv_params {
- int iobase;
- int irq;
- int dma;
- int dma2;
- int seriobase;
- int pariobase;
- int midiiobase;
- };
- struct hdlcdrv_channel_params {
- int tx_delay;
- int tx_tail;
- int slottime;
- int ppersist;
- int fulldup;
-
- };
- struct hdlcdrv_old_channel_state {
- int ptt;
- int dcd;
- int ptt_keyed;
- };
- struct hdlcdrv_channel_state {
- int ptt;
- int dcd;
- int ptt_keyed;
- unsigned long tx_packets;
- unsigned long tx_errors;
- unsigned long rx_packets;
- unsigned long rx_errors;
- };
- struct hdlcdrv_ioctl {
- int cmd;
- union {
- struct hdlcdrv_params mp;
- struct hdlcdrv_channel_params cp;
- struct hdlcdrv_channel_state cs;
- struct hdlcdrv_old_channel_state ocs;
- unsigned int calibrate;
- unsigned char bits;
- char modename[128];
- char drivername[32];
- } data;
- };
- #define HDLCDRVCTL_GETMODEMPAR 0
- #define HDLCDRVCTL_SETMODEMPAR 1
- #define HDLCDRVCTL_MODEMPARMASK 2
- #define HDLCDRVCTL_GETCHANNELPAR 10
- #define HDLCDRVCTL_SETCHANNELPAR 11
- #define HDLCDRVCTL_OLDGETSTAT 20
- #define HDLCDRVCTL_CALIBRATE 21
- #define HDLCDRVCTL_GETSTAT 22
- #define HDLCDRVCTL_GETSAMPLES 30
- #define HDLCDRVCTL_GETBITS 31
- #define HDLCDRVCTL_GETMODE 40
- #define HDLCDRVCTL_SETMODE 41
- #define HDLCDRVCTL_MODELIST 42
- #define HDLCDRVCTL_DRIVERNAME 43
- #define HDLCDRV_PARMASK_IOBASE (1<<0)
- #define HDLCDRV_PARMASK_IRQ (1<<1)
- #define HDLCDRV_PARMASK_DMA (1<<2)
- #define HDLCDRV_PARMASK_DMA2 (1<<3)
- #define HDLCDRV_PARMASK_SERIOBASE (1<<4)
- #define HDLCDRV_PARMASK_PARIOBASE (1<<5)
- #define HDLCDRV_PARMASK_MIDIIOBASE (1<<6)
- #endif
|