rk808_pmic.h 1.1 KB

1234567891011121314151617181920212223242526272829303132333435363738394041424344454647484950515253545556575859606162636465666768697071727374757677
  1. /*
  2. * Copyright (C) 2015 Google, Inc
  3. * Written by Simon Glass <sjg@chromium.org>
  4. *
  5. * SPDX-License-Identifier: GPL-2.0+
  6. */
  7. #ifndef _PMIC_RK808_H_
  8. #define _PMIC_RK808_H_
  9. enum {
  10. REG_DCDC_EN = 0x23,
  11. REG_LDO_EN,
  12. REG_SLEEP_SET_OFF1,
  13. REG_SLEEP_SET_OFF2,
  14. REG_DCDC_UV_STS,
  15. REG_DCDC_UV_ACT,
  16. REG_LDO_UV_STS,
  17. REG_LDO_UV_ACT,
  18. REG_DCDC_PG,
  19. REG_LDO_PG,
  20. REG_VOUT_MON_TDB,
  21. REG_BUCK1_CONFIG,
  22. REG_BUCK1_ON_VSEL,
  23. REG_BUCK1_SLP_VSEL,
  24. REG_BUCK1_DVS_VSEL,
  25. REG_BUCK2_CONFIG,
  26. REG_BUCK2_ON_VSEL,
  27. REG_BUCK2_SLP_VSEL,
  28. REG_BUCK2_DVS_VSEL,
  29. REG_BUCK3_CONFIG,
  30. REG_BUCK4_CONFIG,
  31. REG_BUCK4_ON_VSEL,
  32. REG_BUCK4_SLP_VSEL,
  33. LDO1_ON_VSEL = 0x3b,
  34. LDO1_SLP_VSEL,
  35. LDO2_ON_VSEL,
  36. LDO2_SLP_VSEL,
  37. LDO3_ON_VSEL,
  38. LDO3_SLP_VSEL,
  39. LDO4_ON_VSEL,
  40. LDO4_SLP_VSEL,
  41. LDO5_ON_VSEL,
  42. LDO5_SLP_VSEL,
  43. LDO6_ON_VSEL,
  44. LDO6_SLP_VSEL,
  45. LDO7_ON_VSEL,
  46. LDO7_SLP_VSEL,
  47. LDO8_ON_VSEL,
  48. LDO8_SLP_VSEL,
  49. DEVCTRL,
  50. INT_STS1,
  51. INT_STS_MSK1,
  52. INT_STS2,
  53. INT_STS_MSK2,
  54. IO_POL,
  55. /* Not sure what this does */
  56. DCDC_ILMAX = 0x90,
  57. RK808_NUM_OF_REGS,
  58. };
  59. struct rk808_reg_table {
  60. char *name;
  61. u8 reg_ctl;
  62. u8 reg_vol;
  63. };
  64. int rk808_spl_configure_buck(struct udevice *pmic, int buck, int uvolt);
  65. #endif