max17042_fg.h 1.3 KB

12345678910111213141516171819202122232425262728293031323334353637383940414243444546474849505152535455565758
  1. /*
  2. * Copyright (C) 2012 Samsung Electronics
  3. * Lukasz Majewski <l.majewski@samsung.com>
  4. *
  5. * SPDX-License-Identifier: GPL-2.0+
  6. */
  7. #ifndef __MAX17042_FG_H_
  8. #define __MAX17042_FG_H_
  9. /* MAX 17042 registers */
  10. enum {
  11. MAX17042_STATUS = 0x00,
  12. MAX17042_SOCREP = 0x06,
  13. MAX17042_VCELL = 0x09,
  14. MAX17042_CURRENT = 0x0A,
  15. MAX17042_AVG_CURRENT = 0x0B,
  16. MAX17042_SOCMIX = 0x0D,
  17. MAX17042_SOCAV = 0x0E,
  18. MAX17042_DESIGN_CAP = 0x18,
  19. MAX17042_AVG_VCELL = 0x19,
  20. MAX17042_CONFIG = 0x1D,
  21. MAX17042_VERSION = 0x21,
  22. MAX17042_LEARNCFG = 0x28,
  23. MAX17042_FILTERCFG = 0x29,
  24. MAX17042_RELAXCFG = 0x2A,
  25. MAX17042_MISCCFG = 0x2B,
  26. MAX17042_CGAIN = 0x2E,
  27. MAX17042_COFF = 0x2F,
  28. MAX17042_RCOMP0 = 0x38,
  29. MAX17042_TEMPCO = 0x39,
  30. MAX17042_FSTAT = 0x3D,
  31. MAX17042_MLOCKReg1 = 0x62,
  32. MAX17042_MLOCKReg2 = 0x63,
  33. MAX17042_MODEL1 = 0x80,
  34. MAX17042_MODEL2 = 0x90,
  35. MAX17042_MODEL3 = 0xA0,
  36. MAX17042_VFOCV = 0xFB,
  37. MAX17042_VFSOC = 0xFF,
  38. FG_NUM_OF_REGS = 0x100,
  39. };
  40. #define RCOMP0 0x0060
  41. #define TempCo 0x1015
  42. #define MAX17042_POR (1 << 1)
  43. #define MODEL_UNLOCK1 0x0059
  44. #define MODEL_UNLOCK2 0x00c4
  45. #define MODEL_LOCK1 0x0000
  46. #define MODEL_LOCK2 0x0000
  47. #define MAX17042_I2C_ADDR (0x6C >> 1)
  48. int power_fg_init(unsigned char bus);
  49. #endif /* __MAX17042_FG_H_ */