vct.h 7.9 KB

123456789101112131415161718192021222324252627282930313233343536373839404142434445464748495051525354555657585960616263646566676869707172737475767778798081828384858687888990919293949596979899100101102103104105106107108109110111112113114115116117118119120121122123124125126127128129130131132133134135136137138139140141142143144145146147148149150151152153154155156157158159160161162163164165166167168169170171172173174175176177178179180181182183184185186187188189190191192193194195196197198199200201202203204205206207208209210211212213214215216217218219220221222223224225226227228229230231232233234235236237238239240241242243244245246247248249250251252253254255256257258259260261262263264265266267268269270271272273274275276277278279280
  1. /*
  2. * (C) Copyright 2008 Stefan Roese <sr@denx.de>, DENX Software Engineering
  3. *
  4. * SPDX-License-Identifier: GPL-2.0+
  5. */
  6. /*
  7. * This file contains the configuration parameters for the VCT board
  8. * family:
  9. *
  10. * vct_premium
  11. * vct_premium_small
  12. * vct_premium_onenand
  13. * vct_premium_onenand_small
  14. * vct_platinum
  15. * vct_platinum_small
  16. * vct_platinum_onenand
  17. * vct_platinum_onenand_small
  18. * vct_platinumavc
  19. * vct_platinumavc_small
  20. * vct_platinumavc_onenand
  21. * vct_platinumavc_onenand_small
  22. */
  23. #ifndef __CONFIG_H
  24. #define __CONFIG_H
  25. #define CPU_CLOCK_RATE 324000000 /* Clock for the MIPS core */
  26. #define CONFIG_SYS_MIPS_TIMER_FREQ (CPU_CLOCK_RATE / 2)
  27. #define CONFIG_SKIP_LOWLEVEL_INIT /* SDRAM is initialized by the bootstrap code */
  28. #define CONFIG_SYS_MONITOR_BASE CONFIG_SYS_TEXT_BASE
  29. #define CONFIG_SYS_MONITOR_LEN (256 << 10)
  30. #define CONFIG_SYS_MALLOC_LEN (1 << 20)
  31. #define CONFIG_SYS_BOOTPARAMS_LEN (128 << 10)
  32. #define CONFIG_SYS_INIT_SP_OFFSET 0x400000
  33. #if !defined(CONFIG_VCT_NAND) && !defined(CONFIG_VCT_ONENAND)
  34. #define CONFIG_VCT_NOR
  35. #else
  36. #define CONFIG_SYS_NO_FLASH
  37. #endif
  38. /*
  39. * UART
  40. */
  41. #ifdef CONFIG_VCT_PLATINUMAVC
  42. #define UART_1_BASE 0xBDC30000
  43. #else
  44. #define UART_1_BASE 0xBF89C000
  45. #endif
  46. #define CONFIG_SYS_NS16550_SERIAL
  47. #define CONFIG_SYS_NS16550_REG_SIZE -4
  48. #define CONFIG_SYS_NS16550_COM1 UART_1_BASE
  49. #define CONFIG_CONS_INDEX 1
  50. #define CONFIG_SYS_NS16550_CLK 921600
  51. #define CONFIG_BAUDRATE 115200
  52. /*
  53. * SDRAM
  54. */
  55. #define CONFIG_SYS_SDRAM_BASE 0x80000000
  56. #define CONFIG_SYS_MBYTES_SDRAM 128
  57. #define CONFIG_SYS_MEMTEST_START 0x80200000
  58. #define CONFIG_SYS_MEMTEST_END 0x80400000
  59. #define CONFIG_SYS_LOAD_ADDR 0x80400000 /* default load address */
  60. #if defined(CONFIG_VCT_PREMIUM) || defined(CONFIG_VCT_PLATINUM)
  61. /*
  62. * SMSC91C11x Network Card
  63. */
  64. #define CONFIG_SMC911X
  65. #define CONFIG_SMC911X_BASE 0x00000000
  66. #define CONFIG_SMC911X_32_BIT
  67. #define CONFIG_NET_RETRY_COUNT 20
  68. #endif
  69. /*
  70. * Commands
  71. */
  72. #define CONFIG_CMD_EEPROM
  73. /*
  74. * Only Premium/Platinum have ethernet support right now
  75. */
  76. #if (defined(CONFIG_VCT_PREMIUM) || defined(CONFIG_VCT_PLATINUM)) && \
  77. !defined(CONFIG_VCT_SMALL_IMAGE)
  78. #endif
  79. /*
  80. * Only Premium/Platinum have USB-EHCI support right now
  81. */
  82. #if (defined(CONFIG_VCT_PREMIUM) || defined(CONFIG_VCT_PLATINUM)) && \
  83. !defined(CONFIG_VCT_SMALL_IMAGE)
  84. #endif
  85. #if defined(CONFIG_CMD_USB)
  86. #define CONFIG_DOS_PARTITION
  87. #define CONFIG_ISO_PARTITION
  88. #define CONFIG_SUPPORT_VFAT
  89. /*
  90. * USB/EHCI
  91. */
  92. #define CONFIG_USB_EHCI /* Enable EHCI USB support */
  93. #define CONFIG_USB_EHCI_VCT /* on VCT platform */
  94. #define CONFIG_EHCI_MMIO_BIG_ENDIAN
  95. #define CONFIG_EHCI_DESC_BIG_ENDIAN
  96. #define CONFIG_EHCI_IS_TDI
  97. #define CONFIG_EHCI_HCD_INIT_AFTER_RESET /* re-init HCD after CMD_RESET */
  98. #endif /* CONFIG_CMD_USB */
  99. #if defined(CONFIG_VCT_NAND)
  100. #define CONFIG_CMD_NAND
  101. #endif
  102. #if defined(CONFIG_VCT_ONENAND)
  103. #define CONFIG_CMD_ONENAND
  104. #endif
  105. /*
  106. * BOOTP options
  107. */
  108. #define CONFIG_BOOTP_BOOTFILESIZE
  109. #define CONFIG_BOOTP_BOOTPATH
  110. #define CONFIG_BOOTP_GATEWAY
  111. #define CONFIG_BOOTP_HOSTNAME
  112. #define CONFIG_BOOTP_SUBNETMASK
  113. /*
  114. * Miscellaneous configurable options
  115. */
  116. #define CONFIG_SYS_LONGHELP /* undef to save memory */
  117. #define CONFIG_SYS_CBSIZE 512 /* Console I/O Buffer Size */
  118. #define CONFIG_SYS_PBSIZE (CONFIG_SYS_CBSIZE + \
  119. sizeof(CONFIG_SYS_PROMPT) + 16)
  120. #define CONFIG_SYS_MAXARGS 16 /* max number of command args */
  121. #define CONFIG_TIMESTAMP /* Print image info with timestamp */
  122. #define CONFIG_CMDLINE_EDITING /* add command line history */
  123. /*
  124. * FLASH and environment organization
  125. */
  126. #if defined(CONFIG_VCT_NOR)
  127. #define CONFIG_ENV_IS_IN_FLASH
  128. #define CONFIG_FLASH_NOT_MEM_MAPPED
  129. /*
  130. * We need special accessor functions for the CFI FLASH driver. This
  131. * can be enabled via the CONFIG_CFI_FLASH_USE_WEAK_ACCESSORS option.
  132. */
  133. #define CONFIG_CFI_FLASH_USE_WEAK_ACCESSORS
  134. /*
  135. * For the non-memory-mapped NOR FLASH, we need to define the
  136. * NOR FLASH area. This can't be detected via the addr2info()
  137. * function, since we check for flash access in the very early
  138. * U-Boot code, before the NOR FLASH is detected.
  139. */
  140. #define CONFIG_FLASH_BASE 0xb0000000
  141. #define CONFIG_FLASH_END 0xbfffffff
  142. /*
  143. * CFI driver settings
  144. */
  145. #define CONFIG_SYS_FLASH_CFI /* The flash is CFI compatible */
  146. #define CONFIG_FLASH_CFI_DRIVER /* Use common CFI driver */
  147. #define CONFIG_SYS_FLASH_CFI_AMD_RESET 1 /* Use AMD (Spansion) reset cmd */
  148. #define CONFIG_SYS_FLASH_CFI_WIDTH FLASH_CFI_16BIT /* no byte writes on IXP4xx */
  149. #define CONFIG_SYS_FLASH_BASE 0xb0000000
  150. #define CONFIG_SYS_FLASH_BANKS_LIST { CONFIG_SYS_FLASH_BASE }
  151. #define CONFIG_SYS_MAX_FLASH_BANKS 1 /* max number of memory banks */
  152. #define CONFIG_SYS_MAX_FLASH_SECT 512 /* max number of sectors on one chip */
  153. #define CONFIG_SYS_FLASH_ERASE_TOUT 120000 /* Timeout for Flash Erase (in ms) */
  154. #define CONFIG_SYS_FLASH_WRITE_TOUT 500 /* Timeout for Flash Write (in ms) */
  155. #ifdef CONFIG_ENV_IS_IN_FLASH
  156. #define CONFIG_ENV_SECT_SIZE 0x10000 /* size of one complete sector */
  157. #define CONFIG_ENV_ADDR (CONFIG_SYS_FLASH_BASE + CONFIG_SYS_MONITOR_LEN)
  158. #define CONFIG_ENV_SIZE 0x4000 /* Total Size of Environment Sector */
  159. /* Address and size of Redundant Environment Sector */
  160. #define CONFIG_ENV_ADDR_REDUND (CONFIG_ENV_ADDR + CONFIG_ENV_SECT_SIZE)
  161. #define CONFIG_ENV_SIZE_REDUND (CONFIG_ENV_SIZE)
  162. #endif /* CONFIG_ENV_IS_IN_FLASH */
  163. #endif /* CONFIG_VCT_NOR */
  164. #if defined(CONFIG_VCT_ONENAND)
  165. #define CONFIG_USE_ONENAND_BOARD_INIT
  166. #define CONFIG_ENV_IS_IN_ONENAND
  167. #define CONFIG_SYS_ONENAND_BASE 0x00000000 /* this is not real address */
  168. #define CONFIG_SYS_FLASH_BASE 0x00000000
  169. #define CONFIG_ENV_ADDR (128 << 10) /* after compr. U-Boot image */
  170. #define CONFIG_ENV_SIZE (128 << 10) /* erase size */
  171. #endif /* CONFIG_VCT_ONENAND */
  172. /*
  173. * I2C/EEPROM
  174. */
  175. #define CONFIG_SYS_I2C
  176. #define CONFIG_SYS_I2C_SOFT /* I2C bit-banged */
  177. #define CONFIG_SYS_I2C_SOFT_SPEED 83000 /* 83 kHz is supposed to work */
  178. #define CONFIG_SYS_I2C_SOFT_SLAVE 0x7f
  179. /*
  180. * Software (bit-bang) I2C driver configuration
  181. */
  182. #define CONFIG_SYS_GPIO_I2C_SCL 11
  183. #define CONFIG_SYS_GPIO_I2C_SDA 10
  184. #ifndef __ASSEMBLY__
  185. int vct_gpio_dir(int pin, int dir);
  186. void vct_gpio_set(int pin, int val);
  187. int vct_gpio_get(int pin);
  188. #endif
  189. #define I2C_INIT vct_gpio_dir(CONFIG_SYS_GPIO_I2C_SCL, 1)
  190. #define I2C_ACTIVE vct_gpio_dir(CONFIG_SYS_GPIO_I2C_SDA, 1)
  191. #define I2C_TRISTATE vct_gpio_dir(CONFIG_SYS_GPIO_I2C_SDA, 0)
  192. #define I2C_READ vct_gpio_get(CONFIG_SYS_GPIO_I2C_SDA)
  193. #define I2C_SDA(bit) vct_gpio_set(CONFIG_SYS_GPIO_I2C_SDA, bit)
  194. #define I2C_SCL(bit) vct_gpio_set(CONFIG_SYS_GPIO_I2C_SCL, bit)
  195. #define I2C_DELAY udelay(5) /* 1/4 I2C clock duration */
  196. #define CONFIG_SYS_I2C_EEPROM_ADDR 0x50
  197. /* CAT24WC32 */
  198. #define CONFIG_SYS_I2C_EEPROM_ADDR_LEN 2 /* Bytes of address */
  199. #define CONFIG_SYS_EEPROM_PAGE_WRITE_BITS 5 /* The Catalyst CAT24WC32 has */
  200. /* 32 byte page write mode using*/
  201. /* last 5 bits of the address */
  202. #define CONFIG_SYS_EEPROM_PAGE_WRITE_DELAY_MS 10 /* and takes up to 10 msec */
  203. #define CONFIG_BOOTCOMMAND "run test3"
  204. /*
  205. * UBI configuration
  206. */
  207. #if defined(CONFIG_VCT_ONENAND)
  208. #define CONFIG_SYS_USE_UBI
  209. #define CONFIG_CMD_JFFS2
  210. #define CONFIG_RBTREE
  211. #define CONFIG_MTD_DEVICE /* needed for mtdparts commands */
  212. #define CONFIG_MTD_PARTITIONS
  213. #define CONFIG_CMD_MTDPARTS
  214. #define MTDIDS_DEFAULT "onenand0=onenand"
  215. #define MTDPARTS_DEFAULT "mtdparts=onenand:128k(u-boot)," \
  216. "128k(env)," \
  217. "20m(kernel)," \
  218. "-(rootfs)"
  219. #endif
  220. /*
  221. * We need a small, stripped down image to fit into the first 128k OneNAND
  222. * erase block (gzipped). This image only needs basic commands for FLASH
  223. * (NOR/OneNAND) usage and Linux kernel booting.
  224. */
  225. #if defined(CONFIG_VCT_SMALL_IMAGE)
  226. #undef CONFIG_CMD_BEDBUG
  227. #undef CONFIG_CMD_EEPROM
  228. #undef CONFIG_CMD_EEPROM
  229. #undef CONFIG_CMD_IRQ
  230. #undef CONFIG_CMD_LOADY
  231. #undef CONFIG_CMD_REGINFO
  232. #undef CONFIG_CMD_STRINGS
  233. #undef CONFIG_CMD_TERMINAL
  234. #undef CONFIG_SMC911X
  235. #undef CONFIG_SYS_I2C_SOFT
  236. #undef CONFIG_SOURCE
  237. #undef CONFIG_SYS_LONGHELP
  238. #undef CONFIG_TIMESTAMP
  239. #endif /* CONFIG_VCT_SMALL_IMAGE */
  240. #endif /* __CONFIG_H */