snapper9260.h 4.2 KB

123456789101112131415161718192021222324252627282930313233343536373839404142434445464748495051525354555657585960616263646566676869707172737475767778798081828384858687888990919293949596979899100101102103104105106107108109110111112113114115116117118119120121122123124125126127128129130131132133134135136137138139140141142143144145146147148
  1. /*
  2. * Bluewater Systems Snapper 9260 and 9G20 modules
  3. *
  4. * (C) Copyright 2011 Bluewater Systems
  5. * Author: Andre Renaud <andre@bluewatersys.com>
  6. * Author: Ryan Mallon <ryan@bluewatersys.com>
  7. *
  8. * SPDX-License-Identifier: GPL-2.0+
  9. */
  10. #ifndef __CONFIG_H
  11. #define __CONFIG_H
  12. /* SoC type is defined in boards.cfg */
  13. #include <asm/hardware.h>
  14. #include <linux/sizes.h>
  15. #define CONFIG_SYS_TEXT_BASE 0x21f00000
  16. /* ARM asynchronous clock */
  17. #define CONFIG_SYS_AT91_MAIN_CLOCK 18432000 /* External Crystal, in Hz */
  18. #define CONFIG_SYS_AT91_SLOW_CLOCK 32768
  19. /* CPU */
  20. #define CONFIG_ARCH_CPU_INIT
  21. #define CONFIG_CMDLINE_TAG /* enable passing of ATAGs */
  22. #define CONFIG_SETUP_MEMORY_TAGS
  23. #define CONFIG_INITRD_TAG
  24. #define CONFIG_SKIP_LOWLEVEL_INIT
  25. /* SDRAM */
  26. #define CONFIG_NR_DRAM_BANKS 1
  27. #define CONFIG_SYS_SDRAM_BASE ATMEL_BASE_CS1
  28. #define CONFIG_SYS_SDRAM_SIZE (64 * 1024 * 1024) /* 64MB */
  29. #define CONFIG_SYS_INIT_SP_ADDR (ATMEL_BASE_SRAM1 + 0x1000 - \
  30. GENERATED_GBL_DATA_SIZE)
  31. /* Mem test settings */
  32. #define CONFIG_SYS_MEMTEST_START CONFIG_SYS_SDRAM_BASE
  33. #define CONFIG_SYS_MEMTEST_END (CONFIG_SYS_SDRAM_BASE + (1024 * 1024))
  34. /* NAND Flash */
  35. #define CONFIG_NAND_ATMEL
  36. #define CONFIG_SYS_NO_FLASH
  37. #define CONFIG_SYS_MAX_NAND_DEVICE 1
  38. #define CONFIG_SYS_NAND_BASE ATMEL_BASE_CS3
  39. #define CONFIG_SYS_NAND_DBW_8
  40. #define CONFIG_SYS_NAND_MASK_ALE (1 << 21) /* AD21 */
  41. #define CONFIG_SYS_NAND_MASK_CLE (1 << 22) /* AD22 */
  42. #define CONFIG_SYS_NAND_ENABLE_PIN AT91_PIN_PC14
  43. #define CONFIG_SYS_NAND_READY_PIN AT91_PIN_PC13
  44. /* Ethernet */
  45. #define CONFIG_MACB
  46. #define CONFIG_RMII
  47. #define CONFIG_NET_RETRY_COUNT 20
  48. #define CONFIG_RESET_PHY_R
  49. #define CONFIG_AT91_WANTS_COMMON_PHY
  50. #define CONFIG_TFTP_PORT
  51. #define CONFIG_TFTP_TSIZE
  52. /* USB */
  53. #define CONFIG_USB_ATMEL
  54. #define CONFIG_USB_ATMEL_CLK_SEL_PLLB
  55. #define CONFIG_USB_OHCI_NEW
  56. #define CONFIG_DOS_PARTITION
  57. #define CONFIG_SYS_USB_OHCI_CPU_INIT
  58. #define CONFIG_SYS_USB_OHCI_REGS_BASE ATMEL_UHP_BASE
  59. #define CONFIG_SYS_USB_OHCI_SLOT_NAME "at91sam9260"
  60. #define CONFIG_SYS_USB_OHCI_MAX_ROOT_PORTS 2
  61. /* GPIOs and IO expander */
  62. #define CONFIG_ATMEL_LEGACY
  63. #define CONFIG_AT91_GPIO
  64. #define CONFIG_AT91_GPIO_PULLUP 1
  65. #define CONFIG_PCA953X
  66. #define CONFIG_SYS_I2C_PCA953X_ADDR 0x28
  67. #define CONFIG_SYS_I2C_PCA953X_WIDTH { {0x28, 16} }
  68. /* UARTs/Serial console */
  69. #define CONFIG_ATMEL_USART
  70. #ifndef CONFIG_DM_SERIAL
  71. #define CONFIG_USART_BASE ATMEL_BASE_DBGU
  72. #define CONFIG_USART_ID ATMEL_ID_SYS
  73. #endif
  74. #define CONFIG_BAUDRATE 115200
  75. /* I2C - Bit-bashed */
  76. #define CONFIG_SYS_I2C
  77. #define CONFIG_SYS_I2C_SOFT /* I2C bit-banged */
  78. #define CONFIG_SYS_I2C_SOFT_SPEED 100000
  79. #define CONFIG_SYS_I2C_SOFT_SLAVE 0x7F
  80. #define CONFIG_SOFT_I2C_READ_REPEATED_START
  81. #define I2C_INIT do { \
  82. at91_set_gpio_output(AT91_PIN_PA23, 1); \
  83. at91_set_gpio_output(AT91_PIN_PA24, 1); \
  84. at91_set_pio_multi_drive(AT91_PIO_PORTA, 23, 1); \
  85. at91_set_pio_multi_drive(AT91_PIO_PORTA, 24, 1); \
  86. } while (0)
  87. #define I2C_SOFT_DECLARATIONS
  88. #define I2C_ACTIVE
  89. #define I2C_TRISTATE at91_set_gpio_input(AT91_PIN_PA23, 1);
  90. #define I2C_READ at91_get_gpio_value(AT91_PIN_PA23);
  91. #define I2C_SDA(bit) do { \
  92. if (bit) { \
  93. at91_set_gpio_input(AT91_PIN_PA23, 1); \
  94. } else { \
  95. at91_set_gpio_output(AT91_PIN_PA23, 1); \
  96. at91_set_gpio_value(AT91_PIN_PA23, bit); \
  97. } \
  98. } while (0)
  99. #define I2C_SCL(bit) at91_set_pio_value(AT91_PIO_PORTA, 24, bit)
  100. #define I2C_DELAY udelay(2)
  101. /* Boot options */
  102. #define CONFIG_SYS_LOAD_ADDR 0x23000000
  103. #define CONFIG_BOOTP_BOOTFILESIZE
  104. #define CONFIG_BOOTP_BOOTPATH
  105. #define CONFIG_BOOTP_GATEWAY
  106. #define CONFIG_BOOTP_HOSTNAME
  107. /* Environment settings */
  108. #define CONFIG_ENV_IS_IN_NAND
  109. #define CONFIG_ENV_OFFSET (512 << 10)
  110. #define CONFIG_ENV_SIZE (256 << 10)
  111. #define CONFIG_ENV_OVERWRITE
  112. #define CONFIG_BOOTARGS "console=ttyS0,115200 ip=any"
  113. /* Console settings */
  114. #define CONFIG_SYS_CBSIZE 256
  115. #define CONFIG_SYS_MAXARGS 16
  116. #define CONFIG_SYS_PBSIZE (CONFIG_SYS_CBSIZE + \
  117. sizeof(CONFIG_SYS_PROMPT) + 16)
  118. #define CONFIG_SYS_LONGHELP
  119. #define CONFIG_CMDLINE_EDITING
  120. #define CONFIG_AUTO_COMPLETE
  121. /* U-Boot memory settings */
  122. #define CONFIG_SYS_MALLOC_LEN (1 << 20)
  123. /* Command line configuration */
  124. #define CONFIG_CMD_NAND
  125. #define CONFIG_CMD_PCA953X
  126. #define CONFIG_CMD_PCA953X_INFO
  127. #endif /* __CONFIG_H */