rk3036_common.h 2.8 KB

123456789101112131415161718192021222324252627282930313233343536373839404142434445464748495051525354555657585960616263646566676869707172737475767778798081828384858687888990919293949596979899100101102103104105106107108109
  1. /*
  2. * (C) Copyright 2015 Rockchip Electronics Co., Ltd
  3. *
  4. * SPDX-License-Identifier: GPL-2.0+
  5. */
  6. #ifndef __CONFIG_RK3036_COMMON_H
  7. #define __CONFIG_RK3036_COMMON_H
  8. #include <asm/arch/hardware.h>
  9. #include "rockchip-common.h"
  10. #define CONFIG_SYS_NO_FLASH
  11. #define CONFIG_NR_DRAM_BANKS 1
  12. #define CONFIG_ENV_IS_NOWHERE
  13. #define CONFIG_ENV_SIZE 0x2000
  14. #define CONFIG_SYS_MAXARGS 16
  15. #define CONFIG_BAUDRATE 115200
  16. #define CONFIG_SYS_MALLOC_LEN (32 << 20)
  17. #define CONFIG_SYS_CBSIZE 1024
  18. #define CONFIG_SKIP_LOWLEVEL_INIT
  19. #define CONFIG_SYS_THUMB_BUILD
  20. #define CONFIG_SYS_TIMER_RATE (24 * 1000 * 1000)
  21. #define CONFIG_SYS_TIMER_BASE 0x200440a0 /* TIMER5 */
  22. #define CONFIG_SYS_TIMER_COUNTER (CONFIG_SYS_TIMER_BASE + 8)
  23. #define CONFIG_SYS_NS16550
  24. #define CONFIG_SYS_NS16550_MEM32
  25. #define CONFIG_SYS_TEXT_BASE 0x60000000
  26. #define CONFIG_SYS_INIT_SP_ADDR 0x60100000
  27. #define CONFIG_SYS_LOAD_ADDR 0x60800800
  28. #define CONFIG_SPL_STACK 0x10081fff
  29. #define CONFIG_SPL_TEXT_BASE 0x10081004
  30. #define CONFIG_ROCKCHIP_MAX_INIT_SIZE (4 << 10)
  31. #define CONFIG_ROCKCHIP_CHIP_TAG "RK30"
  32. /* MMC/SD IP block */
  33. #define CONFIG_GENERIC_MMC
  34. #define CONFIG_DWMMC
  35. #define CONFIG_BOUNCE_BUFFER
  36. #define CONFIG_FAT_WRITE
  37. #define CONFIG_PARTITION_UUIDS
  38. #define CONFIG_CMD_PART
  39. #define CONFIG_SYS_SDRAM_BASE 0x60000000
  40. #define CONFIG_NR_DRAM_BANKS 1
  41. #define SDRAM_BANK_SIZE (512UL << 20UL)
  42. #define CONFIG_SPI_FLASH
  43. #define CONFIG_SPI
  44. #define CONFIG_SPI_FLASH_GIGADEVICE
  45. #define CONFIG_SF_DEFAULT_SPEED 20000000
  46. #ifndef CONFIG_SPL_BUILD
  47. /* usb otg */
  48. #define CONFIG_USB_GADGET
  49. #define CONFIG_USB_GADGET_DUALSPEED
  50. #define CONFIG_USB_GADGET_DWC2_OTG
  51. #define CONFIG_USB_GADGET_VBUS_DRAW 0
  52. /* fastboot */
  53. #define CONFIG_CMD_FASTBOOT
  54. #define CONFIG_USB_FUNCTION_FASTBOOT
  55. #define CONFIG_FASTBOOT_FLASH
  56. #define CONFIG_FASTBOOT_FLASH_MMC_DEV 0
  57. #define CONFIG_FASTBOOT_BUF_ADDR CONFIG_SYS_LOAD_ADDR
  58. #define CONFIG_FASTBOOT_BUF_SIZE 0x08000000
  59. /* usb mass storage */
  60. #define CONFIG_USB_FUNCTION_MASS_STORAGE
  61. #define CONFIG_CMD_USB_MASS_STORAGE
  62. #define CONFIG_USB_GADGET_DOWNLOAD
  63. #define CONFIG_G_DNL_MANUFACTURER "Rockchip"
  64. #define CONFIG_G_DNL_VENDOR_NUM 0x2207
  65. #define CONFIG_G_DNL_PRODUCT_NUM 0x310a
  66. /* usb host */
  67. #ifdef CONFIG_CMD_USB
  68. #define CONFIG_USB_DWC2
  69. #define CONFIG_USB_HOST_ETHER
  70. #define CONFIG_USB_ETHER_SMSC95XX
  71. #define CONFIG_USB_ETHER_ASIX
  72. #endif
  73. #define ENV_MEM_LAYOUT_SETTINGS \
  74. "scriptaddr=0x60000000\0" \
  75. "pxefile_addr_r=0x60100000\0" \
  76. "fdt_addr_r=0x61f00000\0" \
  77. "kernel_addr_r=0x62000000\0" \
  78. "ramdisk_addr_r=0x64000000\0"
  79. #include <config_distro_bootcmd.h>
  80. /* Linux fails to load the fdt if it's loaded above 512M on a evb-rk3036 board,
  81. * so limit the fdt reallocation to that */
  82. #define CONFIG_EXTRA_ENV_SETTINGS \
  83. "fdt_high=0x7fffffff\0" \
  84. "partitions=" PARTS_DEFAULT \
  85. ENV_MEM_LAYOUT_SETTINGS \
  86. BOOTENV
  87. #endif
  88. #define CONFIG_BOARD_LATE_INIT
  89. #define CONFIG_PREBOOT
  90. #endif