pcm052.h 8.0 KB

123456789101112131415161718192021222324252627282930313233343536373839404142434445464748495051525354555657585960616263646566676869707172737475767778798081828384858687888990919293949596979899100101102103104105106107108109110111112113114115116117118119120121122123124125126127128129130131132133134135136137138139140141142143144145146147148149150151152153154155156157158159160161162163164165166167168169170171172173174175176177178179180181182183184185186187188189190191192193194195196197198199200201202203204205206207208209210211212213214215216217218219220221222223224225226227228229230231232233234235236237238239240241242243244245246247248249250251252253254255256257258259260261262263264265266267268269270271272273274275276277
  1. /*
  2. * Copyright 2013 Freescale Semiconductor, Inc.
  3. *
  4. * Configuration settings for the phytec PCM-052 SoM.
  5. *
  6. * SPDX-License-Identifier: GPL-2.0+
  7. */
  8. #ifndef __CONFIG_H
  9. #define __CONFIG_H
  10. #include <asm/arch/imx-regs.h>
  11. #define CONFIG_VF610
  12. #define CONFIG_SYS_THUMB_BUILD
  13. #define CONFIG_SKIP_LOWLEVEL_INIT
  14. /* Enable passing of ATAGs */
  15. #define CONFIG_CMDLINE_TAG
  16. /* Size of malloc() pool */
  17. #define CONFIG_SYS_MALLOC_LEN (CONFIG_ENV_SIZE + 2 * 1024 * 1024)
  18. #define CONFIG_BOARD_EARLY_INIT_F
  19. /* Allow to overwrite serial and ethaddr */
  20. #define CONFIG_ENV_OVERWRITE
  21. #define CONFIG_BAUDRATE 115200
  22. /* NAND support */
  23. #define CONFIG_CMD_NAND
  24. #define CONFIG_CMD_NAND_TRIMFFS
  25. #define CONFIG_SYS_NAND_ONFI_DETECTION
  26. #ifdef CONFIG_CMD_NAND
  27. #define CONFIG_SYS_MAX_NAND_DEVICE 1
  28. #define CONFIG_SYS_NAND_BASE NFC_BASE_ADDR
  29. #define CONFIG_JFFS2_NAND
  30. /* UBI */
  31. #define CONFIG_CMD_UBIFS
  32. #define CONFIG_RBTREE
  33. #define CONFIG_LZO
  34. /* Dynamic MTD partition support */
  35. #define CONFIG_CMD_MTDPARTS
  36. #define CONFIG_MTD_PARTITIONS
  37. #define CONFIG_MTD_DEVICE
  38. #ifndef MTDIDS_DEFAULT
  39. #define MTDIDS_DEFAULT "nand0=NAND"
  40. #endif
  41. #ifndef MTDPARTS_DEFAULT
  42. #define MTDPARTS_DEFAULT "mtdparts=NAND:640k(bootloader)"\
  43. ",128k(env1)"\
  44. ",128k(env2)"\
  45. ",128k(dtb)"\
  46. ",6144k(kernel)"\
  47. ",-(root)"
  48. #endif
  49. #endif
  50. #define CONFIG_FSL_ESDHC
  51. #define CONFIG_SYS_FSL_ESDHC_ADDR 0
  52. #define CONFIG_SYS_FSL_ESDHC_NUM 1
  53. /*#define CONFIG_ESDHC_DETECT_USE_EXTERN_IRQ1*/
  54. #define CONFIG_GENERIC_MMC
  55. #define CONFIG_DOS_PARTITION
  56. #define CONFIG_FEC_MXC
  57. #define CONFIG_MII
  58. #define IMX_FEC_BASE ENET_BASE_ADDR
  59. #define CONFIG_FEC_XCV_TYPE RMII
  60. #define CONFIG_FEC_MXC_PHYADDR 0
  61. #define CONFIG_PHYLIB
  62. #define CONFIG_PHY_MICREL
  63. /* QSPI Configs*/
  64. #ifdef CONFIG_FSL_QSPI
  65. #define FSL_QSPI_FLASH_SIZE (1 << 24)
  66. #define FSL_QSPI_FLASH_NUM 2
  67. #define CONFIG_SYS_FSL_QSPI_LE
  68. #endif
  69. /* I2C Configs */
  70. #define CONFIG_SYS_I2C
  71. #define CONFIG_SYS_I2C_MXC_I2C3
  72. #define CONFIG_SYS_I2C_MXC
  73. /* RTC (actually an RV-4162 but M41T62-compatible) */
  74. #define CONFIG_CMD_DATE
  75. #define CONFIG_RTC_M41T62
  76. #define CONFIG_SYS_I2C_RTC_ADDR 0x68
  77. #define CONFIG_SYS_RTC_BUS_NUM 2
  78. /* EEPROM (24FC256) */
  79. #define CONFIG_CMD_EEPROM
  80. #define CONFIG_SYS_I2C_EEPROM_ADDR 0x50
  81. #define CONFIG_SYS_I2C_EEPROM_ADDR_LEN 2
  82. #define CONFIG_SYS_I2C_EEPROM_BUS 2
  83. #define CONFIG_LOADADDR 0x82000000
  84. /* We boot from the gfxRAM area of the OCRAM. */
  85. #define CONFIG_SYS_TEXT_BASE 0x3f408000
  86. #define CONFIG_BOARD_SIZE_LIMIT 524288
  87. /* if no target-specific extra environment settings were defined by the
  88. target, define an empty one */
  89. #ifndef PCM052_EXTRA_ENV_SETTINGS
  90. #define PCM052_EXTRA_ENV_SETTINGS
  91. #endif
  92. /* if no target-specific boot command was defined by the target,
  93. define an empty one */
  94. #ifndef PCM052_BOOTCOMMAND
  95. #define PCM052_BOOTCOMMAND
  96. #endif
  97. /* if no target-specific extra environment settings were defined by the
  98. target, define an empty one */
  99. #ifndef PCM052_NET_INIT
  100. #define PCM052_NET_INIT
  101. #endif
  102. /* boot command, including the target-defined one if any */
  103. #define CONFIG_BOOTCOMMAND PCM052_BOOTCOMMAND "run bootcmd_nand"
  104. /* Extra env settings (including the target-defined ones if any) */
  105. #define CONFIG_EXTRA_ENV_SETTINGS \
  106. PCM052_EXTRA_ENV_SETTINGS \
  107. "autoload=no\0" \
  108. "fdt_high=0xffffffff\0" \
  109. "initrd_high=0xffffffff\0" \
  110. "blimg_file=u-boot.vyb\0" \
  111. "blimg_addr=0x81000000\0" \
  112. "kernel_file=zImage\0" \
  113. "kernel_addr=0x82000000\0" \
  114. "fdt_file=zImage.dtb\0" \
  115. "fdt_addr=0x81000000\0" \
  116. "ram_file=uRamdisk\0" \
  117. "ram_addr=0x83000000\0" \
  118. "filesys=rootfs.ubifs\0" \
  119. "sys_addr=0x81000000\0" \
  120. "tftploc=/path/to/tftp/directory/\0" \
  121. "nfs_root=/path/to/nfs/root\0" \
  122. "tftptimeout=1000\0" \
  123. "tftptimeoutcountmax=1000000\0" \
  124. "mtdparts=" MTDPARTS_DEFAULT "\0" \
  125. "bootargs_base=setenv bootargs rw " \
  126. " mem=" __stringify(CONFIG_PCM052_DDR_SIZE) "M " \
  127. "console=ttyLP1,115200n8\0" \
  128. "bootargs_sd=setenv bootargs ${bootargs} " \
  129. "root=/dev/mmcblk0p2 rootwait\0" \
  130. "bootargs_net=setenv bootargs ${bootargs} root=/dev/nfs ip=dhcp " \
  131. "nfsroot=${serverip}:${nfs_root},v3,tcp\0" \
  132. "bootargs_nand=setenv bootargs ${bootargs} " \
  133. "ubi.mtd=5 rootfstype=ubifs root=ubi0:rootfs\0" \
  134. "bootargs_ram=setenv bootargs ${bootargs} " \
  135. "root=/dev/ram rw initrd=${ram_addr}\0" \
  136. "bootargs_mtd=setenv bootargs ${bootargs} ${mtdparts}\0" \
  137. "bootcmd_sd=run bootargs_base bootargs_sd bootargs_mtd; " \
  138. "fatload mmc 0:1 ${kernel_addr} ${kernel_file}; " \
  139. "fatload mmc 0:1 ${fdt_addr} ${fdt_file}; " \
  140. "bootz ${kernel_addr} - ${fdt_addr}\0" \
  141. "bootcmd_net=run bootargs_base bootargs_net bootargs_mtd; " \
  142. "tftpboot ${kernel_addr} ${tftpdir}${kernel_file}; " \
  143. "tftpboot ${fdt_addr} ${tftpdir}${fdt_file}; " \
  144. "bootz ${kernel_addr} - ${fdt_addr}\0" \
  145. "bootcmd_nand=run bootargs_base bootargs_nand bootargs_mtd; " \
  146. "nand read ${fdt_addr} dtb; " \
  147. "nand read ${kernel_addr} kernel; " \
  148. "bootz ${kernel_addr} - ${fdt_addr}\0" \
  149. "bootcmd_ram=run bootargs_base bootargs_ram bootargs_mtd; " \
  150. "nand read ${fdt_addr} dtb; " \
  151. "nand read ${kernel_addr} kernel; " \
  152. "nand read ${ram_addr} root; " \
  153. "bootz ${kernel_addr} ${ram_addr} ${fdt_addr}\0" \
  154. "update_bootloader_from_tftp=" PCM052_NET_INIT \
  155. "if tftp ${blimg_addr} "\
  156. "${tftpdir}${blimg_file}; then " \
  157. "mtdparts default; " \
  158. "nand erase.part bootloader; " \
  159. "nand write ${blimg_addr} bootloader ${filesize}; fi\0" \
  160. "update_kernel_from_sd=if fatload mmc 0:2 ${kernel_addr} " \
  161. "${kernel_file}; " \
  162. "then mtdparts default; " \
  163. "nand erase.part kernel; " \
  164. "nand write ${kernel_addr} kernel ${filesize}; " \
  165. "if fatload mmc 0:2 ${fdt_addr} ${fdt_file}; then " \
  166. "nand erase.part dtb; " \
  167. "nand write ${fdt_addr} dtb ${filesize}; fi\0" \
  168. "update_kernel_from_tftp=" PCM052_NET_INIT \
  169. "if tftp ${fdt_addr} ${tftpdir}${fdt_file}; " \
  170. "then setenv fdtsize ${filesize}; " \
  171. "if tftp ${kernel_addr} ${tftpdir}${kernel_file}; then " \
  172. "mtdparts default; " \
  173. "nand erase.part dtb; " \
  174. "nand write ${fdt_addr} dtb ${fdtsize}; " \
  175. "nand erase.part kernel; " \
  176. "nand write ${kernel_addr} kernel ${filesize}; fi; fi\0" \
  177. "update_rootfs_from_tftp=" PCM052_NET_INIT \
  178. "if tftp ${sys_addr} ${tftpdir}${filesys}; " \
  179. "then mtdparts default; " \
  180. "nand erase.part root; " \
  181. "ubi part root; " \
  182. "ubi create rootfs; " \
  183. "ubi write ${sys_addr} rootfs ${filesize}; fi\0" \
  184. "update_ramdisk_from_tftp=" PCM052_NET_INIT \
  185. "if tftp ${ram_addr} ${tftpdir}${ram_file}; " \
  186. "then mtdparts default; " \
  187. "nand erase.part root; " \
  188. "nand write ${ram_addr} root ${filesize}; fi\0"
  189. /* Miscellaneous configurable options */
  190. #define CONFIG_SYS_LONGHELP /* undef to save memory */
  191. #define CONFIG_AUTO_COMPLETE
  192. #define CONFIG_CMDLINE_EDITING
  193. #define CONFIG_SYS_CBSIZE 256 /* Console I/O Buffer Size */
  194. #define CONFIG_SYS_PBSIZE \
  195. (CONFIG_SYS_CBSIZE + sizeof(CONFIG_SYS_PROMPT) + 16)
  196. #define CONFIG_SYS_MAXARGS 16 /* max number of command args */
  197. #define CONFIG_SYS_BARGSIZE CONFIG_SYS_CBSIZE
  198. #define CONFIG_SYS_MEMTEST_START 0x80010000
  199. #define CONFIG_SYS_MEMTEST_END 0x87C00000
  200. #define CONFIG_SYS_LOAD_ADDR CONFIG_LOADADDR
  201. /*
  202. * Stack sizes
  203. * The stack sizes are set up in start.S using the settings below
  204. */
  205. #define CONFIG_STACKSIZE (128 * 1024) /* regular stack */
  206. /* Physical memory map */
  207. #define CONFIG_NR_DRAM_BANKS 1
  208. #define PHYS_SDRAM (0x80000000)
  209. #define PHYS_SDRAM_SIZE (CONFIG_PCM052_DDR_SIZE * 1024 * 1024)
  210. #define CONFIG_SYS_SDRAM_BASE PHYS_SDRAM
  211. #define CONFIG_SYS_INIT_RAM_ADDR IRAM_BASE_ADDR
  212. #define CONFIG_SYS_INIT_RAM_SIZE IRAM_SIZE
  213. #define CONFIG_SYS_INIT_SP_OFFSET \
  214. (CONFIG_SYS_INIT_RAM_SIZE - GENERATED_GBL_DATA_SIZE)
  215. #define CONFIG_SYS_INIT_SP_ADDR \
  216. (CONFIG_SYS_INIT_RAM_ADDR + CONFIG_SYS_INIT_SP_OFFSET)
  217. /* FLASH and environment organization */
  218. #define CONFIG_SYS_NO_FLASH
  219. #ifdef CONFIG_ENV_IS_IN_MMC
  220. #define CONFIG_ENV_SIZE (8 * 1024)
  221. #define CONFIG_ENV_OFFSET (12 * 64 * 1024)
  222. #define CONFIG_SYS_MMC_ENV_DEV 0
  223. #endif
  224. #ifdef CONFIG_ENV_IS_IN_NAND
  225. #define CONFIG_ENV_SECT_SIZE (128 * 1024)
  226. #define CONFIG_ENV_SIZE (8 * 1024)
  227. #define CONFIG_ENV_OFFSET 0xA0000
  228. #define CONFIG_ENV_SIZE_REDUND (8 * 1024)
  229. #define CONFIG_ENV_OFFSET_REDUND 0xC0000
  230. #endif
  231. #endif