ls1012afrdm.h 1.3 KB

1234567891011121314151617181920212223242526272829303132333435363738394041424344454647484950
  1. /*
  2. * Copyright 2016 Freescale Semiconductor, Inc.
  3. *
  4. * SPDX-License-Identifier: GPL-2.0+
  5. */
  6. #ifndef __LS1012ARDB_H__
  7. #define __LS1012ARDB_H__
  8. #include "ls1012a_common.h"
  9. /* DDR */
  10. #define CONFIG_DIMM_SLOTS_PER_CTLR 1
  11. #define CONFIG_CHIP_SELECTS_PER_CTRL 1
  12. #define CONFIG_NR_DRAM_BANKS 2
  13. #define CONFIG_SYS_SDRAM_SIZE 0x20000000
  14. #define CONFIG_CHIP_SELECTS_PER_CTRL 1
  15. #define CONFIG_CMD_MEMINFO
  16. #define CONFIG_CMD_MEMTEST
  17. #define CONFIG_SYS_MEMTEST_START 0x80000000
  18. #define CONFIG_SYS_MEMTEST_END 0x9fffffff
  19. #undef CONFIG_EXTRA_ENV_SETTINGS
  20. #define CONFIG_EXTRA_ENV_SETTINGS \
  21. "verify=no\0" \
  22. "loadaddr=0x80100000\0" \
  23. "kernel_addr=0x100000\0" \
  24. "fdt_high=0xffffffffffffffff\0" \
  25. "initrd_high=0xffffffffffffffff\0" \
  26. "kernel_start=0xa00000\0" \
  27. "kernel_load=0x96000000\0" \
  28. "kernel_size=0x2800000\0"
  29. /*
  30. * USB
  31. */
  32. #define CONFIG_HAS_FSL_XHCI_USB
  33. #ifdef CONFIG_HAS_FSL_XHCI_USB
  34. #define CONFIG_USB_XHCI_FSL
  35. #define CONFIG_USB_MAX_CONTROLLER_COUNT 1
  36. #define CONFIG_SYS_USB_XHCI_MAX_ROOT_PORTS 2
  37. #endif
  38. #define CONFIG_CMD_MEMINFO
  39. #define CONFIG_CMD_MEMTEST
  40. #define CONFIG_SYS_MEMTEST_START 0x80000000
  41. #define CONFIG_SYS_MEMTEST_END 0x9fffffff
  42. #endif /* __LS1012ARDB_H__ */