km_kirkwood.h 5.4 KB

123456789101112131415161718192021222324252627282930313233343536373839404142434445464748495051525354555657585960616263646566676869707172737475767778798081828384858687888990919293949596979899100101102103104105106107108109110111112113114115116117118119120121122123124125126127128129130131132133134135136137138139140141142143144145146147148149150151152153154155156157158159160161162163164165166167168169170171172173174
  1. /*
  2. * (C) Copyright 2009
  3. * Marvell Semiconductor <www.marvell.com>
  4. * Prafulla Wadaskar <prafulla@marvell.com>
  5. *
  6. * (C) Copyright 2009
  7. * Stefan Roese, DENX Software Engineering, sr@denx.de.
  8. *
  9. * (C) Copyright 2011-2012
  10. * Holger Brunck, Keymile GmbH Hannover, holger.brunck@keymile.com
  11. * Valentin Longchamp, Keymile AG, valentin.longchamp@keymile.com
  12. *
  13. * SPDX-License-Identifier: GPL-2.0+
  14. */
  15. /*
  16. * for linking errors see
  17. * http://lists.denx.de/pipermail/u-boot/2009-July/057350.html
  18. */
  19. #ifndef _CONFIG_KM_KIRKWOOD_H
  20. #define _CONFIG_KM_KIRKWOOD_H
  21. /* KM_KIRKWOOD */
  22. #if defined(CONFIG_KM_KIRKWOOD)
  23. #define CONFIG_HOSTNAME km_kirkwood
  24. #define CONFIG_KM_DISABLE_PCIE
  25. #define CONFIG_KM_IVM_BUS 1 /* I2C2 (Mux-Port 1)*/
  26. /* KM_KIRKWOOD_PCI */
  27. #elif defined(CONFIG_KM_KIRKWOOD_PCI)
  28. #define CONFIG_HOSTNAME km_kirkwood_pci
  29. #define CONFIG_KM_IVM_BUS 1 /* I2C2 (Mux-Port 1)*/
  30. #define CONFIG_KM_FPGA_CONFIG
  31. #define CONFIG_KM_UBI_PART_BOOT_OPTS ",2048"
  32. #define CONFIG_SYS_NAND_NO_SUBPAGE_WRITE
  33. /* KM_KIRKWOOD_128M16 */
  34. #elif defined(CONFIG_KM_KIRKWOOD_128M16)
  35. #define CONFIG_HOSTNAME km_kirkwood_128m16
  36. #undef CONFIG_SYS_KWD_CONFIG
  37. #define CONFIG_SYS_KWD_CONFIG $(CONFIG_BOARDDIR)/kwbimage_128M16_1.cfg
  38. #define CONFIG_KM_DISABLE_PCIE
  39. #define CONFIG_KM_IVM_BUS 1 /* I2C2 (Mux-Port 1)*/
  40. /* KM_NUSA / KM_SUGP1 */
  41. #elif defined(CONFIG_KM_NUSA) || defined(CONFIG_KM_SUGP1)
  42. #define CONFIG_KM_IVM_BUS 1 /* I2C2 (Mux-Port 1)*/
  43. # if defined(CONFIG_KM_NUSA)
  44. #define CONFIG_HOSTNAME kmnusa
  45. # elif defined(CONFIG_KM_SUGP1)
  46. #define CONFIG_HOSTNAME kmsugp1
  47. #define KM_PCIE_RESET_MPP7
  48. #endif
  49. #undef CONFIG_SYS_KWD_CONFIG
  50. #define CONFIG_SYS_KWD_CONFIG $(CONFIG_BOARDDIR)/kwbimage_128M16_1.cfg
  51. #define CONFIG_KM_ENV_IS_IN_SPI_NOR
  52. #define CONFIG_KM_FPGA_CONFIG
  53. #define CONFIG_KM_PIGGY4_88E6352
  54. #define CONFIG_MV88E6352_SWITCH
  55. #define CONFIG_KM_MVEXTSW_ADDR 0x10
  56. /* KM_MGCOGE3UN */
  57. #elif defined(CONFIG_KM_MGCOGE3UN)
  58. #define CONFIG_HOSTNAME mgcoge3un
  59. #define CONFIG_KM_IVM_BUS 1 /* I2C2 (Mux-Port 1)*/
  60. #undef CONFIG_SYS_KWD_CONFIG
  61. #define CONFIG_SYS_KWD_CONFIG $(CONFIG_BOARDDIR)/kwbimage-memphis.cfg
  62. #define CONFIG_KM_BOARD_EXTRA_ENV "waitforne=true\0"
  63. #define CONFIG_PIGGY_MAC_ADRESS_OFFSET 3
  64. #define CONFIG_KM_DISABLE_PCIE
  65. #define CONFIG_KM_PIGGY4_88E6061
  66. /* KMCOGE5UN */
  67. #elif defined(CONFIG_KM_COGE5UN)
  68. #define CONFIG_KM_IVM_BUS 1 /* I2C2 (Mux-Port 1)*/
  69. #undef CONFIG_SYS_KWD_CONFIG
  70. #define CONFIG_SYS_KWD_CONFIG $(CONFIG_BOARDDIR)/kwbimage_256M8_1.cfg
  71. #define CONFIG_KM_ENV_IS_IN_SPI_NOR
  72. #define CONFIG_PIGGY_MAC_ADRESS_OFFSET 3
  73. #define CONFIG_HOSTNAME kmcoge5un
  74. #define CONFIG_KM_DISABLE_PCIE
  75. #define CONFIG_KM_PIGGY4_88E6352
  76. /* KM_PORTL2 */
  77. #elif defined(CONFIG_KM_PORTL2)
  78. #define CONFIG_HOSTNAME portl2
  79. #define CONFIG_KM_IVM_BUS 1 /* I2C2 (Mux-Port 1)*/
  80. #define CONFIG_KM_PIGGY4_88E6061
  81. /* KM_SUV31 */
  82. #elif defined(CONFIG_KM_SUV31)
  83. #define CONFIG_KM_IVM_BUS 1 /* I2C2 (Mux-Port 1)*/
  84. #define CONFIG_HOSTNAME kmsuv31
  85. #undef CONFIG_SYS_KWD_CONFIG
  86. #define CONFIG_SYS_KWD_CONFIG $(CONFIG_BOARDDIR)/kwbimage_128M16_1.cfg
  87. #define CONFIG_KM_ENV_IS_IN_SPI_NOR
  88. #define CONFIG_KM_FPGA_CONFIG
  89. #define CONFIG_KM_UBI_PART_BOOT_OPTS ",2048"
  90. #define CONFIG_SYS_NAND_NO_SUBPAGE_WRITE
  91. #else
  92. #error ("Board unsupported")
  93. #endif
  94. /* include common defines/options for all arm based Keymile boards */
  95. #include "km/km_arm.h"
  96. #if defined(CONFIG_KM_PIGGY4_88E6352)
  97. /*
  98. * Some keymile boards like mgcoge5un & nusa1 have their PIGGY4 connected via
  99. * an Marvell 88E6352 simple switch.
  100. * In this case we have to change the default settings for the etherent mac.
  101. * There is NO ethernet phy. The ARM and Switch are conencted directly over
  102. * RGMII in MAC-MAC mode
  103. * In this case 1GBit full duplex and autoneg off
  104. */
  105. #define PORT_SERIAL_CONTROL_VALUE ( \
  106. MVGBE_FORCE_LINK_PASS | \
  107. MVGBE_DIS_AUTO_NEG_FOR_DUPLX | \
  108. MVGBE_DIS_AUTO_NEG_FOR_FLOW_CTRL | \
  109. MVGBE_ADV_NO_FLOW_CTRL | \
  110. MVGBE_FORCE_FC_MODE_NO_PAUSE_DIS_TX | \
  111. MVGBE_FORCE_BP_MODE_NO_JAM | \
  112. (1 << 9) /* Reserved bit has to be 1 */ | \
  113. MVGBE_DO_NOT_FORCE_LINK_FAIL | \
  114. MVGBE_DIS_AUTO_NEG_SPEED_GMII | \
  115. MVGBE_DTE_ADV_0 | \
  116. MVGBE_MIIPHY_MAC_MODE | \
  117. MVGBE_AUTO_NEG_NO_CHANGE | \
  118. MVGBE_MAX_RX_PACKET_1552BYTE | \
  119. MVGBE_CLR_EXT_LOOPBACK | \
  120. MVGBE_SET_FULL_DUPLEX_MODE | \
  121. MVGBE_EN_FLOW_CTRL_TX_RX_IN_FULL_DUPLEX |\
  122. MVGBE_SET_GMII_SPEED_TO_1000 |\
  123. MVGBE_SET_MII_SPEED_TO_100)
  124. #endif
  125. #ifdef CONFIG_KM_PIGGY4_88E6061
  126. /*
  127. * Some keymile boards like mgcoge3un have their PIGGY4 connected via
  128. * an Marvell 88E6061 simple switch.
  129. * In this case we have to change the default settings for the
  130. * ethernet phy connected to the kirkwood.
  131. * In this case 100MB full duplex and autoneg off
  132. */
  133. #define PORT_SERIAL_CONTROL_VALUE ( \
  134. MVGBE_FORCE_LINK_PASS | \
  135. MVGBE_DIS_AUTO_NEG_FOR_DUPLX | \
  136. MVGBE_DIS_AUTO_NEG_FOR_FLOW_CTRL | \
  137. MVGBE_ADV_NO_FLOW_CTRL | \
  138. MVGBE_FORCE_FC_MODE_NO_PAUSE_DIS_TX | \
  139. MVGBE_FORCE_BP_MODE_NO_JAM | \
  140. (1 << 9) /* Reserved bit has to be 1 */ | \
  141. MVGBE_DO_NOT_FORCE_LINK_FAIL | \
  142. MVGBE_DIS_AUTO_NEG_SPEED_GMII | \
  143. MVGBE_DTE_ADV_0 | \
  144. MVGBE_MIIPHY_MAC_MODE | \
  145. MVGBE_AUTO_NEG_NO_CHANGE | \
  146. MVGBE_MAX_RX_PACKET_1552BYTE | \
  147. MVGBE_CLR_EXT_LOOPBACK | \
  148. MVGBE_SET_FULL_DUPLEX_MODE | \
  149. MVGBE_DIS_FLOW_CTRL_TX_RX_IN_FULL_DUPLEX |\
  150. MVGBE_SET_GMII_SPEED_TO_10_100 |\
  151. MVGBE_SET_MII_SPEED_TO_100)
  152. #endif
  153. #ifdef CONFIG_KM_DISABLE_PCI
  154. #undef CONFIG_KIRKWOOD_PCIE_INIT
  155. #endif
  156. #endif /* _CONFIG_KM_KIRKWOOD */