embestmx6boards.h 4.6 KB

123456789101112131415161718192021222324252627282930313233343536373839404142434445464748495051525354555657585960616263646566676869707172737475767778798081828384858687888990919293949596979899100101102103104105106107108109110111112113114115116117118119120121122123124125126127128129130131132133134135136137138139140141142143144145146147148149150151152153154155156157158159160161162163164165166167168169170171
  1. /*
  2. * Copyright (C) 2014 Eukréa Electromatique
  3. * Author: Eric Bénard <eric@eukrea.com>
  4. *
  5. * Configuration settings for the Embest RIoTboard
  6. *
  7. * based on mx6*sabre*.h which are :
  8. * Copyright (C) 2012 Freescale Semiconductor, Inc.
  9. *
  10. * SPDX-License-Identifier: GPL-2.0+
  11. */
  12. #ifndef __RIOTBOARD_CONFIG_H
  13. #define __RIOTBOARD_CONFIG_H
  14. #define CONFIG_MXC_UART_BASE UART2_BASE
  15. #define CONSOLE_DEV "ttymxc1"
  16. #define CONFIG_MMCROOT "/dev/mmcblk1p2"
  17. #define PHYS_SDRAM_SIZE (1u * 1024 * 1024 * 1024)
  18. #define CONFIG_IMX_THERMAL
  19. /* Size of malloc() pool */
  20. #define CONFIG_SYS_MALLOC_LEN (10 * SZ_1M)
  21. #define CONFIG_BOARD_EARLY_INIT_F
  22. #define CONFIG_BOARD_LATE_INIT
  23. #define CONFIG_MXC_UART
  24. /* I2C Configs */
  25. #define CONFIG_SYS_I2C
  26. #define CONFIG_SYS_I2C_MXC
  27. #define CONFIG_SYS_I2C_MXC_I2C1 /* enable I2C bus 1 */
  28. #define CONFIG_SYS_I2C_MXC_I2C2 /* enable I2C bus 2 */
  29. #define CONFIG_SYS_I2C_MXC_I2C3 /* enable I2C bus 3 */
  30. #define CONFIG_SYS_I2C_SPEED 100000
  31. /* USB Configs */
  32. #define CONFIG_USB_EHCI
  33. #define CONFIG_USB_EHCI_MX6
  34. #define CONFIG_USB_HOST_ETHER
  35. #define CONFIG_USB_ETHER_ASIX
  36. #define CONFIG_USB_MAX_CONTROLLER_COUNT 2
  37. #define CONFIG_EHCI_HCD_INIT_AFTER_RESET /* For OTG port */
  38. #define CONFIG_MXC_USB_PORTSC (PORT_PTS_UTMI | PORT_PTS_PTW)
  39. #define CONFIG_MXC_USB_FLAGS 0
  40. /* MMC Configs */
  41. #define CONFIG_SYS_FSL_ESDHC_ADDR 0
  42. #define CONFIG_FEC_MXC
  43. #define CONFIG_MII
  44. #define IMX_FEC_BASE ENET_BASE_ADDR
  45. #define CONFIG_FEC_XCV_TYPE RGMII
  46. #define CONFIG_ETHPRIME "FEC"
  47. #define CONFIG_FEC_MXC_PHYADDR 4
  48. #define CONFIG_PHYLIB
  49. #define CONFIG_PHY_ATHEROS
  50. #ifdef CONFIG_CMD_SF
  51. #define CONFIG_MXC_SPI
  52. #define CONFIG_SF_DEFAULT_BUS 0
  53. #define CONFIG_SF_DEFAULT_CS 0
  54. #define CONFIG_SF_DEFAULT_SPEED 20000000
  55. #define CONFIG_SF_DEFAULT_MODE SPI_MODE_0
  56. #endif
  57. #define CONFIG_CMD_BMODE
  58. #define CONFIG_ARP_TIMEOUT 200UL
  59. /* Print Buffer Size */
  60. #define CONFIG_SYS_PBSIZE (CONFIG_SYS_CBSIZE + sizeof(CONFIG_SYS_PROMPT) + 16)
  61. #define CONFIG_SYS_MEMTEST_START 0x10000000
  62. #define CONFIG_SYS_MEMTEST_END 0x10010000
  63. #define CONFIG_SYS_MEMTEST_SCRATCH 0x10800000
  64. #define CONFIG_STACKSIZE (128 * 1024)
  65. /* Physical Memory Map */
  66. #define CONFIG_NR_DRAM_BANKS 1
  67. #define PHYS_SDRAM MMDC0_ARB_BASE_ADDR
  68. #define CONFIG_SYS_SDRAM_BASE PHYS_SDRAM
  69. #define CONFIG_SYS_INIT_RAM_ADDR IRAM_BASE_ADDR
  70. #define CONFIG_SYS_INIT_RAM_SIZE IRAM_SIZE
  71. #define CONFIG_SYS_INIT_SP_OFFSET \
  72. (CONFIG_SYS_INIT_RAM_SIZE - GENERATED_GBL_DATA_SIZE)
  73. #define CONFIG_SYS_INIT_SP_ADDR \
  74. (CONFIG_SYS_INIT_RAM_ADDR + CONFIG_SYS_INIT_SP_OFFSET)
  75. /* Environment organization */
  76. #define CONFIG_ENV_SIZE (8 * 1024)
  77. #if defined(CONFIG_ENV_IS_IN_MMC)
  78. /* RiOTboard */
  79. #define CONFIG_FDTFILE "imx6dl-riotboard.dtb"
  80. #define CONFIG_SYS_FSL_USDHC_NUM 3
  81. #define CONFIG_SYS_MMC_ENV_DEV 2 /* SDHC4 */
  82. #define CONFIG_ENV_OFFSET (6 * 64 * 1024)
  83. #define CONFIG_SUPPORT_EMMC_BOOT /* eMMC specific */
  84. #elif defined(CONFIG_ENV_IS_IN_SPI_FLASH)
  85. /* MarSBoard */
  86. #define CONFIG_FDTFILE "imx6q-marsboard.dtb"
  87. #define CONFIG_SYS_FSL_USDHC_NUM 2
  88. #define CONFIG_ENV_OFFSET (768 * 1024)
  89. #define CONFIG_ENV_SECT_SIZE (8 * 1024)
  90. #define CONFIG_ENV_SPI_BUS CONFIG_SF_DEFAULT_BUS
  91. #define CONFIG_ENV_SPI_CS CONFIG_SF_DEFAULT_CS
  92. #define CONFIG_ENV_SPI_MODE CONFIG_SF_DEFAULT_MODE
  93. #define CONFIG_ENV_SPI_MAX_HZ CONFIG_SF_DEFAULT_SPEED
  94. #endif
  95. /* Framebuffer */
  96. #define CONFIG_VIDEO_IPUV3
  97. #define CONFIG_VIDEO_BMP_RLE8
  98. #define CONFIG_SPLASH_SCREEN
  99. #define CONFIG_SPLASH_SCREEN_ALIGN
  100. #define CONFIG_BMP_16BPP
  101. #define CONFIG_VIDEO_LOGO
  102. #define CONFIG_VIDEO_BMP_LOGO
  103. #define CONFIG_IPUV3_CLK 260000000
  104. #define CONFIG_IMX_HDMI
  105. #define CONFIG_IMX_VIDEO_SKIP
  106. #include <config_distro_defaults.h>
  107. #include "mx6_common.h"
  108. /* 256M RAM (minimum), 32M uncompressed kernel, 16M compressed kernel, 1M fdt,
  109. * 1M script, 1M pxe and the ramdisk at the end */
  110. #define MEM_LAYOUT_ENV_SETTINGS \
  111. "bootm_size=0x10000000\0" \
  112. "kernel_addr_r=0x12000000\0" \
  113. "fdt_addr_r=0x13000000\0" \
  114. "scriptaddr=0x13100000\0" \
  115. "pxefile_addr_r=0x13200000\0" \
  116. "ramdisk_addr_r=0x13300000\0"
  117. #define BOOT_TARGET_DEVICES(func) \
  118. func(MMC, mmc, 0) \
  119. func(MMC, mmc, 1) \
  120. func(MMC, mmc, 2) \
  121. func(USB, usb, 0) \
  122. func(PXE, pxe, na) \
  123. func(DHCP, dhcp, na)
  124. #include <config_distro_bootcmd.h>
  125. #define CONSOLE_STDIN_SETTINGS \
  126. "stdin=serial\0"
  127. #define CONSOLE_STDOUT_SETTINGS \
  128. "stdout=serial\0" \
  129. "stderr=serial\0"
  130. #define CONSOLE_ENV_SETTINGS \
  131. CONSOLE_STDIN_SETTINGS \
  132. CONSOLE_STDOUT_SETTINGS
  133. #define CONFIG_EXTRA_ENV_SETTINGS \
  134. CONSOLE_ENV_SETTINGS \
  135. MEM_LAYOUT_ENV_SETTINGS \
  136. "fdtfile=" CONFIG_FDTFILE "\0" \
  137. BOOTENV
  138. #endif /* __RIOTBOARD_CONFIG_H */