cm_fx6.h 7.7 KB

123456789101112131415161718192021222324252627282930313233343536373839404142434445464748495051525354555657585960616263646566676869707172737475767778798081828384858687888990919293949596979899100101102103104105106107108109110111112113114115116117118119120121122123124125126127128129130131132133134135136137138139140141142143144145146147148149150151152153154155156157158159160161162163164165166167168169170171172173174175176177178179180181182183184185186187188189190191192193194195196197198199200201202203204205206207208209210211212213214215216217218219220221222223224225226227228229230231232233234235236237238239240241242243244245246247248249250251252253254255256257258259260261262263264265266267268269270271272273274
  1. /*
  2. * Config file for Compulab CM-FX6 board
  3. *
  4. * Copyright (C) 2014, Compulab Ltd - http://compulab.co.il/
  5. *
  6. * Author: Nikita Kiryanov <nikita@compulab.co.il>
  7. *
  8. * SPDX-License-Identifier: GPL-2.0+
  9. */
  10. #ifndef __CONFIG_CM_FX6_H
  11. #define __CONFIG_CM_FX6_H
  12. #include "mx6_common.h"
  13. /* Machine config */
  14. #define CONFIG_SYS_LITTLE_ENDIAN
  15. #define CONFIG_MACH_TYPE 4273
  16. /* CMD */
  17. #define CONFIG_CMD_MTDPARTS
  18. /* MMC */
  19. #define CONFIG_SYS_FSL_USDHC_NUM 3
  20. #define CONFIG_SYS_FSL_ESDHC_ADDR USDHC2_BASE_ADDR
  21. /* RAM */
  22. #define PHYS_SDRAM_1 MMDC0_ARB_BASE_ADDR
  23. #define PHYS_SDRAM_2 MMDC1_ARB_BASE_ADDR
  24. #define CONFIG_SYS_SDRAM_BASE PHYS_SDRAM_1
  25. #define CONFIG_NR_DRAM_BANKS 2
  26. #define CONFIG_SYS_MEMTEST_START 0x10000000
  27. #define CONFIG_SYS_MEMTEST_END 0x10010000
  28. #define CONFIG_SYS_INIT_RAM_ADDR IRAM_BASE_ADDR
  29. #define CONFIG_SYS_INIT_RAM_SIZE IRAM_SIZE
  30. #define CONFIG_SYS_INIT_SP_OFFSET \
  31. (CONFIG_SYS_INIT_RAM_SIZE - GENERATED_GBL_DATA_SIZE)
  32. #define CONFIG_SYS_INIT_SP_ADDR \
  33. (CONFIG_SYS_INIT_RAM_ADDR + CONFIG_SYS_INIT_SP_OFFSET)
  34. /* Serial console */
  35. #define CONFIG_MXC_UART
  36. #define CONFIG_MXC_UART_BASE UART4_BASE
  37. #define CONFIG_BAUDRATE 115200
  38. #define CONFIG_SYS_BAUDRATE_TABLE {9600, 19200, 38400, 57600, 115200}
  39. /* Shell */
  40. #define CONFIG_SYS_PBSIZE (CONFIG_SYS_CBSIZE + \
  41. sizeof(CONFIG_SYS_PROMPT) + 16)
  42. /* SPI flash */
  43. #define CONFIG_SF_DEFAULT_BUS 0
  44. #define CONFIG_SF_DEFAULT_CS 0
  45. #define CONFIG_SF_DEFAULT_SPEED 25000000
  46. #define CONFIG_SF_DEFAULT_MODE (SPI_MODE_0)
  47. /* MTD support */
  48. #ifndef CONFIG_SPL_BUILD
  49. #define CONFIG_MTD_DEVICE
  50. #define CONFIG_MTD_PARTITIONS
  51. #define CONFIG_SPI_FLASH_MTD
  52. #endif
  53. #define MTDIDS_DEFAULT "nor0=spi0.0"
  54. #define MTDPARTS_DEFAULT "mtdparts=spi0.0:" \
  55. "768k(uboot)," \
  56. "256k(uboot-environment)," \
  57. "-(reserved)"
  58. /* Environment */
  59. #define CONFIG_ENV_IS_IN_SPI_FLASH
  60. #define CONFIG_ENV_SPI_MAX_HZ CONFIG_SF_DEFAULT_SPEED
  61. #define CONFIG_ENV_SPI_MODE CONFIG_SF_DEFAULT_MODE
  62. #define CONFIG_ENV_SPI_BUS CONFIG_SF_DEFAULT_BUS
  63. #define CONFIG_ENV_SPI_CS CONFIG_SF_DEFAULT_CS
  64. #define CONFIG_ENV_SECT_SIZE (64 * 1024)
  65. #define CONFIG_ENV_SIZE (8 * 1024)
  66. #define CONFIG_ENV_OFFSET (768 * 1024)
  67. #define CONFIG_EXTRA_ENV_SETTINGS \
  68. "stdin=serial,usbkbd\0" \
  69. "stdout=serial,vga\0" \
  70. "stderr=serial,vga\0" \
  71. "panel=HDMI\0" \
  72. "autoload=no\0" \
  73. "uImage=uImage-cm-fx6\0" \
  74. "zImage=zImage-cm-fx6\0" \
  75. "kernel=uImage-cm-fx6\0" \
  76. "script=boot.scr\0" \
  77. "dtb=cm-fx6.dtb\0" \
  78. "bootm_low=18000000\0" \
  79. "loadaddr=0x10800000\0" \
  80. "fdtaddr=0x11000000\0" \
  81. "console=ttymxc3,115200\0" \
  82. "ethprime=FEC0\0" \
  83. "video_hdmi=mxcfb0:dev=hdmi,1920x1080M-32@50,if=RGB32\0" \
  84. "video_dvi=mxcfb0:dev=dvi,1280x800M-32@50,if=RGB32\0" \
  85. "doboot=bootm ${loadaddr}\0" \
  86. "doloadfdt=false\0" \
  87. "mtdids=" MTDIDS_DEFAULT "\0" \
  88. "mtdparts=" MTDPARTS_DEFAULT "\0" \
  89. "setboottypez=setenv kernel ${zImage};" \
  90. "setenv doboot bootz ${loadaddr} - ${fdtaddr};" \
  91. "setenv doloadfdt true;\0" \
  92. "setboottypem=setenv kernel ${uImage};" \
  93. "setenv doboot bootm ${loadaddr};" \
  94. "setenv doloadfdt false;\0"\
  95. "mmcroot=/dev/mmcblk0p2 rw rootwait\0" \
  96. "sataroot=/dev/sda2 rw rootwait\0" \
  97. "nandroot=/dev/mtdblock4 rw\0" \
  98. "nandrootfstype=ubifs\0" \
  99. "mmcargs=setenv bootargs console=${console} root=${mmcroot} " \
  100. "${video} ${extrabootargs}\0" \
  101. "sataargs=setenv bootargs console=${console} root=${sataroot} " \
  102. "${video} ${extrabootargs}\0" \
  103. "nandargs=setenv bootargs console=${console} " \
  104. "root=${nandroot} " \
  105. "rootfstype=${nandrootfstype} " \
  106. "${video} ${extrabootargs}\0" \
  107. "nandboot=if run nandloadkernel; then " \
  108. "run nandloadfdt;" \
  109. "run setboottypem;" \
  110. "run storagebootcmd;" \
  111. "run setboottypez;" \
  112. "run storagebootcmd;" \
  113. "fi;\0" \
  114. "run_eboot=echo Starting EBOOT ...; "\
  115. "mmc dev 2 && " \
  116. "mmc rescan && mmc read 10042000 a 400 && go 10042000\0" \
  117. "loadscript=load ${storagetype} ${storagedev} ${loadaddr} ${script};\0"\
  118. "loadkernel=load ${storagetype} ${storagedev} ${loadaddr} ${kernel};\0"\
  119. "loadfdt=load ${storagetype} ${storagedev} ${fdtaddr} ${dtb};\0" \
  120. "bootscript=echo Running bootscript from ${storagetype} ...;" \
  121. "source ${loadaddr};\0" \
  122. "nandloadkernel=nand read ${loadaddr} 0 780000;\0" \
  123. "nandloadfdt=nand read ${fdtaddr} 780000 80000;\0" \
  124. "setupmmcboot=setenv storagetype mmc; setenv storagedev 2;\0" \
  125. "setupsataboot=setenv storagetype sata; setenv storagedev 0;\0" \
  126. "setupnandboot=setenv storagetype nand;\0" \
  127. "setupusbboot=setenv storagetype usb; setenv storagedev 0;\0" \
  128. "storagebootcmd=echo Booting from ${storagetype} ...;" \
  129. "run ${storagetype}args; run doboot;\0" \
  130. "trybootk=if run loadkernel; then " \
  131. "if ${doloadfdt}; then " \
  132. "run loadfdt;" \
  133. "fi;" \
  134. "run storagebootcmd;" \
  135. "fi;\0" \
  136. "trybootsmz=if run loadscript; then " \
  137. "run bootscript;" \
  138. "fi;" \
  139. "run setboottypem;" \
  140. "run trybootk;" \
  141. "run setboottypez;" \
  142. "run trybootk;\0"
  143. #define CONFIG_BOOTCOMMAND \
  144. "run setupmmcboot;" \
  145. "mmc dev ${storagedev};" \
  146. "if mmc rescan; then " \
  147. "run trybootsmz;" \
  148. "fi;" \
  149. "run setupusbboot;" \
  150. "if usb start; then "\
  151. "if run loadscript; then " \
  152. "run bootscript;" \
  153. "fi;" \
  154. "fi;" \
  155. "run setupsataboot;" \
  156. "if sata init; then " \
  157. "run trybootsmz;" \
  158. "fi;" \
  159. "run setupnandboot;" \
  160. "run nandboot;"
  161. #define CONFIG_PREBOOT "usb start;sf probe"
  162. /* SPI */
  163. #define CONFIG_SPI
  164. #define CONFIG_MXC_SPI
  165. /* NAND */
  166. #ifndef CONFIG_SPL_BUILD
  167. #define CONFIG_CMD_NAND
  168. #define CONFIG_SYS_NAND_BASE 0x40000000
  169. #define CONFIG_SYS_NAND_MAX_CHIPS 1
  170. #define CONFIG_SYS_MAX_NAND_DEVICE 1
  171. #define CONFIG_NAND_MXS
  172. #define CONFIG_SYS_NAND_ONFI_DETECTION
  173. /* APBH DMA is required for NAND support */
  174. #define CONFIG_APBH_DMA
  175. #define CONFIG_APBH_DMA_BURST
  176. #define CONFIG_APBH_DMA_BURST8
  177. #endif
  178. /* Ethernet */
  179. #define CONFIG_FEC_MXC
  180. #define CONFIG_FEC_MXC_PHYADDR 0
  181. #define CONFIG_FEC_XCV_TYPE RGMII
  182. #define IMX_FEC_BASE ENET_BASE_ADDR
  183. #define CONFIG_PHYLIB
  184. #define CONFIG_PHY_ATHEROS
  185. #define CONFIG_MII
  186. #define CONFIG_ETHPRIME "FEC0"
  187. #define CONFIG_ARP_TIMEOUT 200UL
  188. #define CONFIG_NET_RETRY_COUNT 5
  189. /* USB */
  190. #define CONFIG_MXC_USB_PORTSC (PORT_PTS_UTMI | PORT_PTS_PTW)
  191. #define CONFIG_MXC_USB_FLAGS 0
  192. #define CONFIG_USB_MAX_CONTROLLER_COUNT 2
  193. #define CONFIG_EHCI_HCD_INIT_AFTER_RESET /* For OTG port */
  194. /* I2C */
  195. #define CONFIG_SYS_I2C
  196. #define CONFIG_SYS_I2C_MXC
  197. #define CONFIG_SYS_I2C_MXC_I2C1 /* enable I2C bus 1 */
  198. #define CONFIG_SYS_I2C_MXC_I2C2 /* enable I2C bus 2 */
  199. #define CONFIG_SYS_I2C_MXC_I2C3 /* enable I2C bus 3 */
  200. #define CONFIG_SYS_I2C_SPEED 100000
  201. #define CONFIG_SYS_MXC_I2C3_SPEED 400000
  202. #define CONFIG_SYS_I2C_EEPROM_ADDR 0x50
  203. #define CONFIG_SYS_I2C_EEPROM_ADDR_LEN 1
  204. #define CONFIG_SYS_I2C_EEPROM_BUS 2
  205. /* SATA */
  206. #define CONFIG_CMD_SATA
  207. #define CONFIG_SYS_SATA_MAX_DEVICE 1
  208. #define CONFIG_LIBATA
  209. #define CONFIG_LBA48
  210. #define CONFIG_DWC_AHSATA
  211. #define CONFIG_DWC_AHSATA_PORT_ID 0
  212. #define CONFIG_DWC_AHSATA_BASE_ADDR SATA_ARB_BASE_ADDR
  213. /* Boot */
  214. #define CONFIG_SYS_BOOTMAPSZ (8 << 20)
  215. #define CONFIG_SERIAL_TAG
  216. /* misc */
  217. #define CONFIG_STACKSIZE (128 * 1024)
  218. #define CONFIG_SYS_MALLOC_LEN (10 * 1024 * 1024)
  219. #define CONFIG_MISC_INIT_R
  220. /* SPL */
  221. #include "imx6_spl.h"
  222. #define CONFIG_SYS_SPI_U_BOOT_OFFS (64 * 1024)
  223. #define CONFIG_SPL_SPI_LOAD
  224. /* Display */
  225. #define CONFIG_VIDEO_IPUV3
  226. #define CONFIG_IPUV3_CLK 260000000
  227. #define CONFIG_IMX_HDMI
  228. #define CONFIG_SPLASH_SCREEN
  229. #define CONFIG_SPLASH_SOURCE
  230. #define CONFIG_CMD_BMP
  231. #define CONFIG_VIDEO_BMP_RLE8
  232. #define CONFIG_VIDEO_LOGO
  233. #define CONFIG_VIDEO_BMP_LOGO
  234. /* EEPROM */
  235. #define CONFIG_CMD_EEPROM
  236. #define CONFIG_ENV_EEPROM_IS_ON_I2C
  237. #define CONFIG_SYS_I2C_EEPROM_ADDR_LEN 1
  238. #define CONFIG_SYS_EEPROM_PAGE_WRITE_BITS 4
  239. #define CONFIG_SYS_EEPROM_PAGE_WRITE_DELAY_MS 5
  240. #define CONFIG_SYS_EEPROM_SIZE 256
  241. #define CONFIG_CMD_EEPROM_LAYOUT
  242. #define CONFIG_EEPROM_LAYOUT_HELP_STRING "v2, v3"
  243. #endif /* __CONFIG_CM_FX6_H */