canmb.h 5.8 KB

123456789101112131415161718192021222324252627282930313233343536373839404142434445464748495051525354555657585960616263646566676869707172737475767778798081828384858687888990919293949596979899100101102103104105106107108109110111112113114115116117118119120121122123124125126127128129130131132133134135136137138139140141142143144145146147148149150151152153154155156157158159160161162163164165166167168169170171172173174175176177178179180181182183184185186187188189190191192193194195196197198199200201202
  1. /*
  2. * (C) Copyright 2005
  3. * Wolfgang Denk, DENX Software Engineering, wd@denx.de.
  4. *
  5. * SPDX-License-Identifier: GPL-2.0+
  6. */
  7. #ifndef __CONFIG_H
  8. #define __CONFIG_H
  9. /*
  10. * High Level Configuration Options
  11. * (easy to change)
  12. */
  13. #define CONFIG_MPC5200 1 /* This is a MPC5200 CPU */
  14. #define CONFIG_CANMB 1 /* ... on canmb board - we need this for FEC.C */
  15. /*
  16. * allowed and functional CONFIG_SYS_TEXT_BASE values:
  17. * 0xfe000000 low boot at 0x00000100 (default board setting)
  18. * 0x00100000 RAM load and test
  19. */
  20. #define CONFIG_SYS_TEXT_BASE 0xFE000000
  21. #define CONFIG_SYS_MPC5XXX_CLKIN 33000000 /* ... running at 33.000000MHz */
  22. #define CONFIG_BOARD_EARLY_INIT_R
  23. #define CONFIG_HIGH_BATS 1 /* High BATs supported */
  24. /*
  25. * Serial console configuration
  26. */
  27. #define CONFIG_PSC_CONSOLE 1 /* console is on PSC1 */
  28. #define CONFIG_BAUDRATE 115200 /* ... at 115200 bps */
  29. #define CONFIG_SYS_BAUDRATE_TABLE { 9600, 19200, 38400, 57600, 115200, 230400 }
  30. /*
  31. * BOOTP options
  32. */
  33. #define CONFIG_BOOTP_BOOTFILESIZE
  34. #define CONFIG_BOOTP_BOOTPATH
  35. #define CONFIG_BOOTP_GATEWAY
  36. #define CONFIG_BOOTP_HOSTNAME
  37. /*
  38. * Command line configuration.
  39. */
  40. #define CONFIG_CMD_DATE
  41. #define CONFIG_CMD_IMMAP
  42. #define CONFIG_CMD_REGINFO
  43. /*
  44. * MUST be low boot - HIGHBOOT is not supported anymore
  45. */
  46. #if (CONFIG_SYS_TEXT_BASE == 0xFE000000) /* Boot low with 32 MB Flash */
  47. # define CONFIG_SYS_LOWBOOT 1
  48. # define CONFIG_SYS_LOWBOOT16 1
  49. #else
  50. # error "CONFIG_SYS_TEXT_BASE must be 0xFE000000"
  51. #endif
  52. /*
  53. * Autobooting
  54. */
  55. #define CONFIG_PREBOOT "echo;" \
  56. "echo Type \\\"run flash_nfs\\\" to mount root filesystem over NFS;" \
  57. "echo"
  58. #undef CONFIG_BOOTARGS
  59. #define CONFIG_EXTRA_ENV_SETTINGS \
  60. "netdev=eth0\0" \
  61. "nfsargs=setenv bootargs root=/dev/nfs rw " \
  62. "nfsroot=${serverip}:${rootpath}\0" \
  63. "ramargs=setenv bootargs root=/dev/ram rw\0" \
  64. "addip=setenv bootargs ${bootargs} " \
  65. "ip=${ipaddr}:${serverip}:${gatewayip}:${netmask}" \
  66. ":${hostname}:${netdev}:off panic=1\0" \
  67. "flash_nfs=run nfsargs addip;" \
  68. "bootm ${kernel_addr}\0" \
  69. "flash_self=run ramargs addip;" \
  70. "bootm ${kernel_addr} ${ramdisk_addr}\0" \
  71. "net_nfs=tftp 200000 ${bootfile};run nfsargs addip;bootm\0" \
  72. "rootpath=/opt/eldk/ppc_6xx\0" \
  73. "bootfile=/tftpboot/canmb/uImage\0" \
  74. ""
  75. #define CONFIG_BOOTCOMMAND "run flash_self"
  76. /*
  77. * IPB Bus clocking configuration.
  78. */
  79. #undef CONFIG_SYS_IPBCLK_EQUALS_XLBCLK /* define for 133MHz speed */
  80. /*
  81. * Flash configuration, expect one 16 Megabyte Bank at most
  82. */
  83. #define CONFIG_SYS_FLASH_BASE 0xFE000000
  84. #define CONFIG_SYS_FLASH_SIZE 0x02000000
  85. #define CONFIG_SYS_MAX_FLASH_BANKS 1 /* max num of memory banks */
  86. #define CONFIG_SYS_MAX_FLASH_SECT 256 /* max num of sects on one chip */
  87. #define CONFIG_SYS_FLASH_ERASE_TOUT 240000 /* Flash Erase Timeout (in ms) */
  88. #define CONFIG_SYS_FLASH_WRITE_TOUT 500 /* Flash Write Timeout (in ms) */
  89. #define CONFIG_FLASH_CFI_DRIVER
  90. #define CONFIG_SYS_FLASH_CFI
  91. #define CONFIG_SYS_FLASH_EMPTY_INFO
  92. /*
  93. * Environment settings
  94. */
  95. #define CONFIG_ENV_IS_IN_FLASH 1
  96. #define CONFIG_ENV_OFFSET (2*128*1024)
  97. #define CONFIG_ENV_SIZE 0x2000
  98. #define CONFIG_ENV_SECT_SIZE (128*1024)
  99. /*
  100. * Memory map
  101. *
  102. * Warning!!! with the current BestComm Task, MBAR MUST BE set to 0xf0000000
  103. */
  104. #define CONFIG_SYS_MBAR 0xf0000000 /* DO NOT CHANGE this */
  105. #define CONFIG_SYS_SDRAM_BASE 0x00000000
  106. #define CONFIG_SYS_DEFAULT_MBAR 0x80000000
  107. /* Use SRAM until RAM will be available */
  108. #define CONFIG_SYS_INIT_RAM_ADDR MPC5XXX_SRAM
  109. #define CONFIG_SYS_INIT_RAM_SIZE MPC5XXX_SRAM_SIZE /* Size of used area in DPRAM */
  110. #define CONFIG_SYS_GBL_DATA_OFFSET (CONFIG_SYS_INIT_RAM_SIZE - GENERATED_GBL_DATA_SIZE)
  111. #define CONFIG_SYS_INIT_SP_OFFSET CONFIG_SYS_GBL_DATA_OFFSET
  112. #define CONFIG_SYS_MONITOR_BASE CONFIG_SYS_TEXT_BASE
  113. #if (CONFIG_SYS_MONITOR_BASE < CONFIG_SYS_FLASH_BASE)
  114. # define CONFIG_SYS_RAMBOOT 1
  115. #endif
  116. #define CONFIG_SYS_MONITOR_LEN (256 << 10) /* Reserve 256 kB for Monitor */
  117. #define CONFIG_SYS_MALLOC_LEN (128 << 10) /* Reserve 128 kB for malloc() */
  118. #define CONFIG_SYS_BOOTMAPSZ (8 << 20) /* Initial Memory map for Linux */
  119. /*
  120. * Ethernet configuration
  121. */
  122. #define CONFIG_MPC5xxx_FEC 1
  123. #define CONFIG_MPC5xxx_FEC_MII100
  124. #define CONFIG_PHY_ADDR 0x0
  125. /*
  126. * GPIO configuration:
  127. * PSC1,2,3 predefined as UART
  128. * PCI disabled
  129. * Ethernet 100 with MD
  130. */
  131. #define CONFIG_SYS_GPS_PORT_CONFIG 0x00058444
  132. /*
  133. * Miscellaneous configurable options
  134. */
  135. #define CONFIG_SYS_LONGHELP /* undef to save memory */
  136. #if defined(CONFIG_CMD_KGDB)
  137. # define CONFIG_SYS_CBSIZE 1024 /* Console I/O Buffer Size */
  138. #else
  139. # define CONFIG_SYS_CBSIZE 256 /* Console I/O Buffer Size */
  140. #endif
  141. #define CONFIG_SYS_PBSIZE (CONFIG_SYS_CBSIZE+sizeof(CONFIG_SYS_PROMPT)+16) /* Print Buffer Size */
  142. #define CONFIG_SYS_MAXARGS 16 /* max number of command args */
  143. #define CONFIG_SYS_BARGSIZE CONFIG_SYS_CBSIZE /* Boot Argument Buffer Size */
  144. #define CONFIG_SYS_MEMTEST_START 0x00100000 /* memtest works on */
  145. #define CONFIG_SYS_MEMTEST_END 0x01f00000 /* 1 ... 31 MB in DRAM */
  146. #define CONFIG_SYS_LOAD_ADDR 0x200000 /* default load address */
  147. #define CONFIG_RTC_MPC5200 1 /* use internal MPC5200 RTC */
  148. #define CONFIG_SYS_CACHELINE_SIZE 32 /* For MPC5xxx CPUs */
  149. #if defined(CONFIG_CMD_KGDB)
  150. # define CONFIG_SYS_CACHELINE_SHIFT 5 /* log base 2 of the above value */
  151. #endif
  152. /*
  153. * Various low-level settings
  154. */
  155. #define CONFIG_SYS_HID0_INIT HID0_ICE | HID0_ICFI
  156. #define CONFIG_SYS_HID0_FINAL HID0_ICE
  157. #define CONFIG_SYS_BOOTCS_START CONFIG_SYS_FLASH_BASE
  158. #define CONFIG_SYS_BOOTCS_SIZE CONFIG_SYS_FLASH_SIZE
  159. #define CONFIG_SYS_BOOTCS_CFG 0x00047D01
  160. #define CONFIG_SYS_CS0_START CONFIG_SYS_FLASH_BASE
  161. #define CONFIG_SYS_CS0_SIZE CONFIG_SYS_FLASH_SIZE
  162. #define CONFIG_SYS_CS_BURST 0x00000000
  163. #define CONFIG_SYS_CS_DEADCYCLE 0x33333333
  164. #define CONFIG_SYS_RESET_ADDRESS 0x7f000000
  165. #endif /* __CONFIG_H */