bf537-srv1.h 4.2 KB

123456789101112131415161718192021222324252627282930313233343536373839404142434445464748495051525354555657585960616263646566676869707172737475767778798081828384858687888990919293949596979899100101102103104105106107108109110111112113114115116117118119120121122123124125126127128129130131132133134135136137138139140141142143144145146147148149150151152153154155156157158159160161162163164
  1. /*
  2. * U-Boot - Configuration file for CSP Minotaur board
  3. *
  4. * Thu Oct 25 15:30:44 CEST 2007 <hackfin@section5.ch>
  5. * Minotaur config, brushed up for official uClinux dist.
  6. * Parallel flash support disabled, SPI flash boot command
  7. * added ('run flashboot').
  8. *
  9. * Flash image map:
  10. *
  11. * 0x00000000 u-boot bootstrap
  12. * 0x00010000 environment
  13. * 0x00020000 u-boot code
  14. * 0x00030000 uImage.initramfs
  15. *
  16. */
  17. #ifndef __CONFIG_BF537_SRV1_H__
  18. #define __CONFIG_BF537_SRV1_H__
  19. #include <asm/config-pre.h>
  20. /*
  21. * Processor Settings
  22. */
  23. #define CONFIG_BFIN_CPU bf537-0.2
  24. #define CONFIG_BFIN_BOOT_MODE BFIN_BOOT_SPI_MASTER
  25. /*
  26. * Clock Settings
  27. * CCLK = (CLKIN * VCO_MULT) / CCLK_DIV
  28. * SCLK = (CLKIN * VCO_MULT) / SCLK_DIV
  29. */
  30. /* CONFIG_CLKIN_HZ is any value in Hz */
  31. #define CONFIG_CLKIN_HZ 22118400
  32. /* CLKIN_HALF controls the DF bit in PLL_CTL 0 = CLKIN */
  33. /* 1 = CLKIN / 2 */
  34. #define CONFIG_CLKIN_HALF 0
  35. /* PLL_BYPASS controls the BYPASS bit in PLL_CTL 0 = do not bypass */
  36. /* 1 = bypass PLL */
  37. #define CONFIG_PLL_BYPASS 0
  38. /* VCO_MULT controls the MSEL (multiplier) bits in PLL_CTL */
  39. /* Values can range from 0-63 (where 0 means 64) */
  40. #define CONFIG_VCO_MULT 20
  41. /* CCLK_DIV controls the core clock divider */
  42. /* Values can be 1, 2, 4, or 8 ONLY */
  43. #define CONFIG_CCLK_DIV 1
  44. /* SCLK_DIV controls the system clock divider */
  45. /* Values can range from 1-15 */
  46. #define CONFIG_SCLK_DIV 5
  47. /*
  48. * Memory Settings
  49. */
  50. #define CONFIG_MEM_SIZE 32
  51. #define CONFIG_MEM_ADD_WDTH 9
  52. #define CONFIG_EBIU_SDRRC_VAL 0x2ac
  53. #define CONFIG_EBIU_SDGCTL_VAL 0x91110d
  54. #define CONFIG_EBIU_AMGCTL_VAL 0xFF
  55. #define CONFIG_EBIU_AMBCTL0_VAL 0x7BB07BB0
  56. #define CONFIG_EBIU_AMBCTL1_VAL 0xFFC27BB0
  57. #define CONFIG_SYS_MONITOR_LEN (256 << 10)
  58. #define CONFIG_SYS_MALLOC_LEN (384 << 10)
  59. /*
  60. * Network Settings
  61. */
  62. #ifndef __ADSPBF534__
  63. #define CONFIG_BFIN_MAC
  64. #define CONFIG_NETCONSOLE 1
  65. #endif
  66. #ifdef CONFIG_BFIN_MAC
  67. #define CONFIG_IPADDR 192.168.0.15
  68. #define CONFIG_NETMASK 255.255.255.0
  69. #define CONFIG_GATEWAYIP 192.168.0.1
  70. #define CONFIG_SERVERIP 192.168.0.2
  71. #define CONFIG_HOSTNAME bf537-srv1
  72. #endif
  73. #define CONFIG_SYS_AUTOLOAD "no"
  74. #define CONFIG_ROOTPATH "/romfs"
  75. /*
  76. * Flash Settings
  77. */
  78. /* We don't have a parallel flash chip there */
  79. #define CONFIG_SYS_NO_FLASH
  80. /*
  81. * SPI Settings
  82. */
  83. #define CONFIG_BFIN_SPI
  84. #define CONFIG_ENV_SPI_MAX_HZ 30000000
  85. #define CONFIG_SF_DEFAULT_SPEED 30000000
  86. /*
  87. * Env Storage Settings
  88. */
  89. #define CONFIG_ENV_IS_IN_SPI_FLASH
  90. #define CONFIG_ENV_OFFSET 0x10000
  91. #define CONFIG_ENV_SIZE 0x10000
  92. #define CONFIG_ENV_SECT_SIZE 0x10000
  93. #define CONFIG_ENV_IS_EMBEDDED_IN_LDR
  94. /*
  95. * I2C settings
  96. */
  97. #define CONFIG_SYS_I2C
  98. #define CONFIG_SYS_I2C_ADI
  99. #define CONFIG_SYS_I2C_SPEED 50000
  100. #define CONFIG_SYS_I2C_SLAVE 0
  101. /*
  102. * Misc Settings
  103. */
  104. #define CONFIG_SYS_LONGHELP 1
  105. #define CONFIG_CMDLINE_EDITING 1
  106. #define CONFIG_ENV_OVERWRITE 1
  107. #define CONFIG_BAUDRATE 115200
  108. #define CONFIG_UART_CONSOLE 0
  109. #define CONFIG_BFIN_SERIAL
  110. #define CONFIG_PANIC_HANG 1
  111. #define CONFIG_RTC_BFIN 1
  112. #define CONFIG_BOOT_RETRY_TIME -1
  113. #define CONFIG_LOADS_ECHO 1
  114. #define CONFIG_CMD_BOOTLDR
  115. #define CONFIG_CMD_DATE
  116. #define CONFIG_BOOTCOMMAND "run flashboot"
  117. #define CONFIG_BOOTARGS "root=/dev/mtdblock0 rw"
  118. #define BOOT_ENV_SETTINGS \
  119. "update=tftpboot $(loadaddr) u-boot.ldr;" \
  120. "sf probe " __stringify(BFIN_BOOT_SPI_SSEL) ";" \
  121. "sf erase 0 0x30000;" \
  122. "sf write $(loadaddr) 0 $(filesize)" \
  123. "flashboot=sf read 0x1000000 0x30000 0x320000;" \
  124. "bootm 0x1000000\0"
  125. #ifdef CONFIG_BFIN_MAC
  126. # define NETWORK_ENV_SETTINGS \
  127. "nfsargs=setenv bootargs root=/dev/nfs rw " \
  128. "nfsroot=$(serverip):$(rootpath)\0" \
  129. "addip=setenv bootargs $(bootargs) " \
  130. "ip=$(ipaddr):$(serverip):$(gatewayip):$(netmask)" \
  131. ":$(hostname):eth0:off\0" \
  132. "ramboot=tftpboot $(loadaddr) linux;" \
  133. "run ramargs;run addip;bootelf\0" \
  134. "nfsboot=tftpboot $(loadaddr) linux;" \
  135. "run nfsargs;run addip;bootelf\0"
  136. #else
  137. # define NETWORK_ENV_SETTINGS
  138. #endif
  139. #define CONFIG_EXTRA_ENV_SETTINGS \
  140. NETWORK_ENV_SETTINGS \
  141. "ramargs=setenv bootargs " CONFIG_BOOTARGS "\0" \
  142. BOOT_ENV_SETTINGS
  143. #endif