advantech_dms-ba16.h 8.2 KB

123456789101112131415161718192021222324252627282930313233343536373839404142434445464748495051525354555657585960616263646566676869707172737475767778798081828384858687888990919293949596979899100101102103104105106107108109110111112113114115116117118119120121122123124125126127128129130131132133134135136137138139140141142143144145146147148149150151152153154155156157158159160161162163164165166167168169170171172173174175176177178179180181182183184185186187188189190191192193194195196197198199200201202203204205206207208209210211212213214215216217218219220221222223224225226227228229230231232233234235236237238239240241242243244245246247248249250251252253254255256257258259260261262263264265266267268269270271272273274275276277278279280281282283284285286287288289290291292293294295296297298299300301302
  1. /*
  2. * Copyright (C) 2016 Timesys Corporation
  3. * Copyright (C) 2016 Advantech Corporation
  4. * Copyright (C) 2012 Freescale Semiconductor, Inc.
  5. *
  6. * SPDX-License-Identifier: GPL-2.0+
  7. */
  8. #ifndef __ADVANTECH_DMSBA16_CONFIG_H
  9. #define __ADVANTECH_DMSBA16_CONFIG_H
  10. #include <asm/arch/imx-regs.h>
  11. #include <asm/imx-common/gpio.h>
  12. #define CONFIG_BOARD_NAME "Advantech DMS-BA16"
  13. #define CONFIG_MXC_UART_BASE UART4_BASE
  14. #define CONSOLE_DEV "ttymxc3"
  15. #define CONFIG_EXTRA_BOOTARGS "panic=10"
  16. #define CONFIG_BOOT_DIR ""
  17. #define CONFIG_LOADCMD "fatload"
  18. #define CONFIG_RFSPART "2"
  19. #define CONFIG_SUPPORT_EMMC_BOOT
  20. #include "mx6_common.h"
  21. #include <linux/sizes.h>
  22. #define CONFIG_CMDLINE_TAG
  23. #define CONFIG_SETUP_MEMORY_TAGS
  24. #define CONFIG_INITRD_TAG
  25. #define CONFIG_REVISION_TAG
  26. #define CONFIG_SYS_MALLOC_LEN (10 * SZ_1M)
  27. #define CONFIG_BOARD_EARLY_INIT_F
  28. #define CONFIG_BOARD_LATE_INIT
  29. #define CONFIG_MXC_GPIO
  30. #define CONFIG_MXC_UART
  31. #define CONFIG_CMD_FUSE
  32. #define CONFIG_MXC_OCOTP
  33. /* SATA Configs */
  34. #define CONFIG_CMD_SATA
  35. #define CONFIG_DWC_AHSATA
  36. #define CONFIG_SYS_SATA_MAX_DEVICE 1
  37. #define CONFIG_DWC_AHSATA_PORT_ID 0
  38. #define CONFIG_DWC_AHSATA_BASE_ADDR SATA_ARB_BASE_ADDR
  39. #define CONFIG_LBA48
  40. #define CONFIG_LIBATA
  41. /* MMC Configs */
  42. #define CONFIG_FSL_ESDHC
  43. #define CONFIG_FSL_USDHC
  44. #define CONFIG_SYS_FSL_ESDHC_ADDR 0
  45. #define CONFIG_GENERIC_MMC
  46. #define CONFIG_BOUNCE_BUFFER
  47. #define CONFIG_DOS_PARTITION
  48. /* USB Configs */
  49. #define CONFIG_USB_EHCI
  50. #define CONFIG_USB_EHCI_MX6
  51. #define CONFIG_USB_STORAGE
  52. #define CONFIG_USB_MAX_CONTROLLER_COUNT 2
  53. #define CONFIG_EHCI_HCD_INIT_AFTER_RESET
  54. #define CONFIG_MXC_USB_PORTSC (PORT_PTS_UTMI | PORT_PTS_PTW)
  55. #define CONFIG_MXC_USB_FLAGS 0
  56. #define CONFIG_SYS_USB_EVENT_POLL_VIA_CONTROL_EP
  57. #define CONFIG_USBD_HS
  58. #define CONFIG_USB_FUNCTION_MASS_STORAGE
  59. #define CONFIG_USB_GADGET_VBUS_DRAW 2
  60. /* Networking Configs */
  61. #define CONFIG_FEC_MXC
  62. #define CONFIG_MII
  63. #define IMX_FEC_BASE ENET_BASE_ADDR
  64. #define CONFIG_FEC_XCV_TYPE RGMII
  65. #define CONFIG_ETHPRIME "FEC"
  66. #define CONFIG_FEC_MXC_PHYADDR 4
  67. #define CONFIG_PHYLIB
  68. #define CONFIG_PHY_ATHEROS
  69. /* Serial Flash */
  70. #ifdef CONFIG_CMD_SF
  71. #define CONFIG_MXC_SPI
  72. #define CONFIG_SF_DEFAULT_BUS 0
  73. #define CONFIG_SF_DEFAULT_CS 0
  74. #define CONFIG_SF_DEFAULT_SPEED 20000000
  75. #define CONFIG_SF_DEFAULT_MODE SPI_MODE_0
  76. #endif
  77. /* allow to overwrite serial and ethaddr */
  78. #define CONFIG_ENV_OVERWRITE
  79. #define CONFIG_CONS_INDEX 1
  80. #define CONFIG_BAUDRATE 115200
  81. /* Command definition */
  82. #define CONFIG_CMD_BMODE
  83. #define CONFIG_LOADADDR 0x12000000
  84. #define CONFIG_SYS_TEXT_BASE 0x17800000
  85. #define CONFIG_EXTRA_ENV_SETTINGS \
  86. "script=boot.scr\0" \
  87. "image=" CONFIG_BOOT_DIR "/uImage\0" \
  88. "uboot=u-boot.imx\0" \
  89. "fdt_file=" CONFIG_BOOT_DIR "/" CONFIG_DEFAULT_FDT_FILE "\0" \
  90. "fdt_addr=0x18000000\0" \
  91. "boot_fdt=yes\0" \
  92. "ip_dyn=yes\0" \
  93. "console=" CONSOLE_DEV "\0" \
  94. "fdt_high=0xffffffff\0" \
  95. "initrd_high=0xffffffff\0" \
  96. "sddev=0\0" \
  97. "emmcdev=1\0" \
  98. "partnum=1\0" \
  99. "loadcmd=" CONFIG_LOADCMD "\0" \
  100. "rfspart=" CONFIG_RFSPART "\0" \
  101. "update_sd_firmware=" \
  102. "if test ${ip_dyn} = yes; then " \
  103. "setenv get_cmd dhcp; " \
  104. "else " \
  105. "setenv get_cmd tftp; " \
  106. "fi; " \
  107. "if mmc dev ${mmcdev}; then " \
  108. "if ${get_cmd} ${update_sd_firmware_filename}; then " \
  109. "setexpr fw_sz ${filesize} / 0x200; " \
  110. "setexpr fw_sz ${fw_sz} + 1; " \
  111. "mmc write ${loadaddr} 0x2 ${fw_sz}; " \
  112. "fi; " \
  113. "fi\0" \
  114. "update_sf_uboot=" \
  115. "if tftp $loadaddr $uboot; then " \
  116. "sf probe; " \
  117. "sf erase 0 0xC0000; " \
  118. "sf write $loadaddr 0x400 $filesize; " \
  119. "echo 'U-Boot upgraded. Please reset'; " \
  120. "fi\0" \
  121. "setargs=setenv bootargs console=${console},${baudrate} " \
  122. "root=/dev/${rootdev} rw rootwait " CONFIG_EXTRA_BOOTARGS "\0" \
  123. "loadbootscript=" \
  124. "${loadcmd} ${dev} ${devnum}:${partnum} ${loadaddr} ${script};\0" \
  125. "bootscript=echo Running bootscript from ${dev}:${devnum}:${partnum};" \
  126. " source\0" \
  127. "loadimage=" \
  128. "${loadcmd} ${dev} ${devnum}:${partnum} ${loadaddr} ${image}\0" \
  129. "loadfdt=${loadcmd} ${dev} ${devnum}:${partnum} ${fdt_addr} ${fdt_file}\0" \
  130. "tryboot=" \
  131. "if run loadbootscript; then " \
  132. "run bootscript; " \
  133. "else " \
  134. "if run loadimage; then " \
  135. "run doboot; " \
  136. "fi; " \
  137. "fi;\0" \
  138. "doboot=echo Booting from ${dev}:${devnum}:${partnum} ...; " \
  139. "run setargs; " \
  140. "if test ${boot_fdt} = yes || test ${boot_fdt} = try; then " \
  141. "if run loadfdt; then " \
  142. "bootm ${loadaddr} - ${fdt_addr}; " \
  143. "else " \
  144. "if test ${boot_fdt} = try; then " \
  145. "bootm; " \
  146. "else " \
  147. "echo WARN: Cannot load the DT; " \
  148. "fi; " \
  149. "fi; " \
  150. "else " \
  151. "bootm; " \
  152. "fi;\0" \
  153. "netargs=setenv bootargs console=${console},${baudrate} " \
  154. "root=/dev/nfs " \
  155. "ip=dhcp nfsroot=${serverip}:${nfsroot},v3,tcp\0" \
  156. "netboot=echo Booting from net ...; " \
  157. "run netargs; " \
  158. "if test ${ip_dyn} = yes; then " \
  159. "setenv get_cmd dhcp; " \
  160. "else " \
  161. "setenv get_cmd tftp; " \
  162. "fi; " \
  163. "${get_cmd} ${image}; " \
  164. "if test ${boot_fdt} = yes || test ${boot_fdt} = try; then " \
  165. "if ${get_cmd} ${fdt_addr} ${fdt_file}; then " \
  166. "bootm ${loadaddr} - ${fdt_addr}; " \
  167. "else " \
  168. "if test ${boot_fdt} = try; then " \
  169. "bootm; " \
  170. "else " \
  171. "echo WARN: Cannot load the DT; " \
  172. "fi; " \
  173. "fi; " \
  174. "else " \
  175. "bootm; " \
  176. "fi;\0" \
  177. #define CONFIG_BOOTCOMMAND \
  178. "usb start; " \
  179. "setenv dev usb; " \
  180. "setenv devnum 0; " \
  181. "setenv rootdev sda${rfspart}; " \
  182. "run tryboot; " \
  183. \
  184. "setenv dev mmc; " \
  185. "setenv rootdev mmcblk0p${rfspart}; " \
  186. \
  187. "setenv devnum ${sddev}; " \
  188. "if mmc dev ${devnum}; then " \
  189. "run tryboot; " \
  190. "fi; " \
  191. \
  192. "setenv devnum ${emmcdev}; " \
  193. "setenv rootdev mmcblk${emmcdev}p${rfspart}; " \
  194. "if mmc dev ${devnum}; then " \
  195. "run tryboot; " \
  196. "fi; " \
  197. \
  198. "bmode usb; " \
  199. #define CONFIG_ARP_TIMEOUT 200UL
  200. /* Miscellaneous configurable options */
  201. #define CONFIG_SYS_LONGHELP
  202. #define CONFIG_AUTO_COMPLETE
  203. /* Print Buffer Size */
  204. #define CONFIG_SYS_PBSIZE (CONFIG_SYS_CBSIZE + sizeof(CONFIG_SYS_PROMPT) + 16)
  205. #define CONFIG_SYS_BARGSIZE CONFIG_SYS_CBSIZE
  206. #define CONFIG_SYS_MEMTEST_START 0x10000000
  207. #define CONFIG_SYS_MEMTEST_END 0x10010000
  208. #define CONFIG_SYS_MEMTEST_SCRATCH 0x10800000
  209. #define CONFIG_SYS_LOAD_ADDR CONFIG_LOADADDR
  210. #define CONFIG_CMDLINE_EDITING
  211. #define CONFIG_STACKSIZE (128 * 1024)
  212. /* Physical Memory Map */
  213. #define CONFIG_NR_DRAM_BANKS 1
  214. #define PHYS_SDRAM MMDC0_ARB_BASE_ADDR
  215. #define CONFIG_SYS_SDRAM_BASE PHYS_SDRAM
  216. #define CONFIG_SYS_INIT_RAM_ADDR IRAM_BASE_ADDR
  217. #define CONFIG_SYS_INIT_RAM_SIZE IRAM_SIZE
  218. #define CONFIG_SYS_INIT_SP_OFFSET \
  219. (CONFIG_SYS_INIT_RAM_SIZE - GENERATED_GBL_DATA_SIZE)
  220. #define CONFIG_SYS_INIT_SP_ADDR \
  221. (CONFIG_SYS_INIT_RAM_ADDR + CONFIG_SYS_INIT_SP_OFFSET)
  222. /* FLASH and environment organization */
  223. #define CONFIG_SYS_NO_FLASH
  224. #define CONFIG_ENV_IS_IN_SPI_FLASH
  225. #define CONFIG_ENV_SIZE (8 * 1024)
  226. #define CONFIG_ENV_OFFSET (768 * 1024)
  227. #define CONFIG_ENV_SECT_SIZE (64 * 1024)
  228. #define CONFIG_ENV_SPI_BUS CONFIG_SF_DEFAULT_BUS
  229. #define CONFIG_ENV_SPI_CS CONFIG_SF_DEFAULT_CS
  230. #define CONFIG_ENV_SPI_MODE CONFIG_SF_DEFAULT_MODE
  231. #define CONFIG_ENV_SPI_MAX_HZ CONFIG_SF_DEFAULT_SPEED
  232. #ifndef CONFIG_SYS_DCACHE_OFF
  233. #endif
  234. #define CONFIG_SYS_FSL_USDHC_NUM 3
  235. /* Framebuffer */
  236. #define CONFIG_VIDEO_IPUV3
  237. #define CONFIG_VIDEO_BMP_RLE8
  238. #define CONFIG_SPLASH_SCREEN
  239. #define CONFIG_SPLASH_SCREEN_ALIGN
  240. #define CONFIG_BMP_16BPP
  241. #define CONFIG_VIDEO_LOGO
  242. #define CONFIG_VIDEO_BMP_LOGO
  243. #define CONFIG_IPUV3_CLK 260000000
  244. #define CONFIG_IMX_HDMI
  245. #define CONFIG_IMX_VIDEO_SKIP
  246. #define CONFIG_PWM_IMX
  247. #define CONFIG_IMX6_PWM_PER_CLK 66000000
  248. #undef CONFIG_CMD_PCI
  249. #ifdef CONFIG_CMD_PCI
  250. #define CONFIG_PCI_SCAN_SHOW
  251. #define CONFIG_PCIE_IMX
  252. #define CONFIG_PCIE_IMX_PERST_GPIO IMX_GPIO_NR(7, 12)
  253. #define CONFIG_PCIE_IMX_POWER_GPIO IMX_GPIO_NR(1, 5)
  254. #endif
  255. /* I2C Configs */
  256. #define CONFIG_SYS_I2C
  257. #define CONFIG_SYS_I2C_MXC
  258. #define CONFIG_SYS_I2C_SPEED 100000
  259. #define CONFIG_SYS_I2C_MXC_I2C1
  260. #define CONFIG_SYS_I2C_MXC_I2C2
  261. #define CONFIG_SYS_I2C_MXC_I2C3
  262. #endif /* __ADVANTECH_DMSBA16_CONFIG_H */