init.S 1.0 KB

123456789101112131415161718192021222324252627282930313233
  1. /*
  2. * Copyright (C) 2002 Scott McNutt <smcnutt@artesyncp.com>
  3. * SPDX-License-Identifier: GPL-2.0+
  4. */
  5. #include <ppc_asm.tmpl>
  6. #include <asm/mmu.h>
  7. #include <config.h>
  8. #include <asm/ppc4xx.h>
  9. /*
  10. * TLB TABLE
  11. *
  12. * This table is used by the cpu boot code to setup the initial tlb
  13. * entries. Rather than make broad assumptions in the cpu source tree,
  14. * this table lets each board set things up however they like.
  15. *
  16. * Pointer to the table is returned in r1
  17. */
  18. .section .bootpg,"ax"
  19. .globl tlbtab
  20. tlbtab:
  21. tlbtab_start
  22. tlbentry( 0xf0000000, SZ_256M, 0xf0000000, 1, AC_RWX | SA_IG)
  23. tlbentry( CONFIG_SYS_PERIPHERAL_BASE, SZ_256M, 0x40000000, 1, AC_RW | SA_IG)
  24. tlbentry( CONFIG_SYS_ISRAM_BASE, SZ_256K, 0x80000000, 0, AC_RWX | SA_IG)
  25. tlbentry( CONFIG_SYS_SDRAM_BASE, SZ_256M, 0x00000000, 0, AC_RWX | SA_IG )
  26. tlbentry( CONFIG_SYS_SDRAM_BASE+0x10000000, SZ_256M, 0x10000000, 0, AC_RWX | SA_IG )
  27. tlbentry( CONFIG_SYS_PCI_BASE, SZ_256M, 0x00000000, 2, AC_RW | SA_IG )
  28. tlbentry( CONFIG_SYS_PCI_MEMBASE, SZ_256M, 0x00000000, 3, AC_RW | SA_IG )
  29. tlbtab_end