ap121.c 1.0 KB

12345678910111213141516171819202122232425262728293031323334353637383940414243444546474849505152
  1. /*
  2. * Copyright (C) 2015-2016 Wills Wang <wills.wang@live.com>
  3. *
  4. * SPDX-License-Identifier: GPL-2.0+
  5. */
  6. #include <common.h>
  7. #include <asm/io.h>
  8. #include <asm/addrspace.h>
  9. #include <asm/types.h>
  10. #include <mach/ar71xx_regs.h>
  11. #include <mach/ddr.h>
  12. #include <mach/ath79.h>
  13. #include <debug_uart.h>
  14. DECLARE_GLOBAL_DATA_PTR;
  15. #ifdef CONFIG_DEBUG_UART_BOARD_INIT
  16. void board_debug_uart_init(void)
  17. {
  18. void __iomem *regs;
  19. u32 val;
  20. regs = map_physmem(AR71XX_GPIO_BASE, AR71XX_GPIO_SIZE,
  21. MAP_NOCACHE);
  22. /*
  23. * GPIO9 as input, GPIO10 as output
  24. */
  25. val = readl(regs + AR71XX_GPIO_REG_OE);
  26. val &= ~AR933X_GPIO(9);
  27. val |= AR933X_GPIO(10);
  28. writel(val, regs + AR71XX_GPIO_REG_OE);
  29. /*
  30. * Enable UART, GPIO9 as UART_SI, GPIO10 as UART_SO
  31. */
  32. val = readl(regs + AR71XX_GPIO_REG_FUNC);
  33. val |= AR933X_GPIO_FUNC_UART_EN | AR933X_GPIO_FUNC_RES_TRUE;
  34. writel(val, regs + AR71XX_GPIO_REG_FUNC);
  35. }
  36. #endif
  37. int board_early_init_f(void)
  38. {
  39. #ifdef CONFIG_DEBUG_UART
  40. debug_uart_init();
  41. #endif
  42. ddr_init();
  43. ath79_eth_reset();
  44. return 0;
  45. }