ddr.h 2.1 KB

1234567891011121314151617181920212223242526272829303132333435363738394041424344454647484950515253545556575859606162636465666768697071
  1. /*
  2. * Copyright 2013 Freescale Semiconductor, Inc.
  3. *
  4. * SPDX-License-Identifier: GPL-2.0+
  5. */
  6. #ifndef __DDR_H__
  7. #define __DDR_H__
  8. struct board_specific_parameters {
  9. u32 n_ranks;
  10. u32 datarate_mhz_high;
  11. u32 rank_gb;
  12. u32 clk_adjust;
  13. u32 wrlvl_start;
  14. u32 wrlvl_ctl_2;
  15. u32 wrlvl_ctl_3;
  16. };
  17. /*
  18. * These tables contain all valid speeds we want to override with board
  19. * specific parameters. datarate_mhz_high values need to be in ascending order
  20. * for each n_ranks group.
  21. */
  22. static const struct board_specific_parameters udimm0[] = {
  23. /*
  24. * memory controller 0
  25. * num| hi| rank| clk| wrlvl | wrlvl | wrlvl |
  26. * ranks| mhz| GB |adjst| start | ctl2 | ctl3 |
  27. */
  28. {2, 1200, 0, 10, 7, 0x0708090a, 0x0b0c0d09},
  29. {2, 1400, 0, 10, 7, 0x08090a0c, 0x0d0e0f0a},
  30. {2, 1700, 0, 10, 8, 0x090a0b0c, 0x0e10110c},
  31. {2, 1900, 0, 10, 8, 0x090b0c0f, 0x1012130d},
  32. {2, 2140, 0, 10, 8, 0x090b0c0f, 0x1012130d},
  33. {1, 1200, 0, 10, 7, 0x0808090a, 0x0b0c0c0a},
  34. {1, 1500, 0, 10, 6, 0x07070809, 0x0a0b0b09},
  35. {1, 1600, 0, 10, 8, 0x090b0b0d, 0x0d0e0f0b},
  36. {1, 1700, 0, 8, 8, 0x080a0a0c, 0x0c0d0e0a},
  37. {1, 1900, 0, 10, 8, 0x090a0c0d, 0x0e0f110c},
  38. {1, 2140, 0, 8, 8, 0x090a0b0d, 0x0e0f110b},
  39. {}
  40. };
  41. static const struct board_specific_parameters rdimm0[] = {
  42. /*
  43. * memory controller 0
  44. * num| hi| rank| clk| wrlvl | wrlvl | wrlvl |
  45. * ranks| mhz| GB |adjst| start | ctl2 | ctl3 |
  46. */
  47. /* TODO: need tuning these parameters if RDIMM is used */
  48. {4, 1350, 0, 10, 9, 0x08070605, 0x06070806},
  49. {4, 1666, 0, 10, 11, 0x0a080706, 0x07090906},
  50. {4, 2140, 0, 10, 12, 0x0b090807, 0x080a0b07},
  51. {2, 1350, 0, 10, 9, 0x08070605, 0x06070806},
  52. {2, 1666, 0, 10, 11, 0x0a090806, 0x08090a06},
  53. {2, 2140, 0, 10, 12, 0x0b090807, 0x080a0b07},
  54. {1, 1350, 0, 10, 9, 0x08070605, 0x06070806},
  55. {1, 1666, 0, 10, 11, 0x0a090806, 0x08090a06},
  56. {1, 2140, 0, 8, 12, 0x0b090807, 0x080a0b07},
  57. {}
  58. };
  59. static const struct board_specific_parameters *udimms[] = {
  60. udimm0,
  61. };
  62. static const struct board_specific_parameters *rdimms[] = {
  63. rdimm0,
  64. };
  65. #endif