Home Explore Help
Sign In
SoftwareDesign
/
csu3_am335x
8
0
Fork 0
Files Issues 0 Pull Requests 0 Wiki
Branch: master
Branches Tags
csu3_am335x
/
board-support
/
u-boot-2017.01+gitAUTOINC+340fb36f04-g340fb36f04
/
board
/
freescale
/
mpc8569mds
/
bcsr.h

bcsr.h 1.7 KB
Permalink History Raw

123456789101112131415161718192021222324252627282930313233343536373839404142434445464748495051525354555657585960616263646566676869707172 
  1. /*
    2. 

  2.  * Copyright (C) 2009 Freescale Semiconductor, Inc.
    3. 

  3.  *
    4. 

  4.  * SPDX-License-Identifier:	GPL-2.0+
    5. 

  5.  */
    6. 

  6. 

  7. #ifndef __BCSR_H_
    8. 

  8. #define __BCSR_H_
    9. 

  9. 

  10. #include <common.h>
    11. 

  11. 

  12. /* BCSR Bit definitions*/
    13. 

  13. /****************************************/
    14. 

  14. /* BCSR defines                         */
    15. 

  15. /****************************************/
    16. 

  16. #define BCSR6_UPC1_EN		0x80
    17. 

  17. #define BCSR6_UPC1_POS_EN	0x40
    18. 

  18. #define BCSR6_UPC1_ADDR_EN	0x20
    19. 

  19. #define BCSR6_UPC1_DEV2		0x10
    20. 

  20. #define BCSR6_SD_CARD_1BIT	0x08
    21. 

  21. #define BCSR6_SD_CARD_4BITS	0x04
    22. 

  22. #define BCSR6_TDM2G_EN		0x02
    23. 

  23. #define BCSR6_UCC7_RMII_EN	0x01
    24. 

  24. 

  25. #define BCSR7_UCC1_GETH_EN	0x80
    26. 

  26. #define BCSR7_UCC1_RGMII_EN	0x40
    27. 

  27. #define BCSR7_UCC1_RTBI_EN	0x20
    28. 

  28. #define BCSR7_GETHRST_MRVL	0x04
    29. 

  29. #define BCSR7_BRD_WRT_PROTECT	0x02
    30. 

  30. 

  31. #define BCSR8_UCC2_GETH_EN	0x80
    32. 

  32. #define BCSR8_UCC2_RGMII_EN	0x40
    33. 

  33. #define BCSR8_UCC2_RTBI_EN	0x20
    34. 

  34. #define BCSR8_UEM_MARVEL_RESET	0x02
    35. 

  35. 

  36. #define BCSR9_UCC3_GETH_EN	0x80
    37. 

  37. #define BCSR9_UCC3_RGMII_EN	0x40
    38. 

  38. #define BCSR9_UCC3_RTBI_EN	0x20
    39. 

  39. #define BCSR9_UCC3_RMII_EN	0x10
    40. 

  40. #define BCSR9_UCC3_UEM_MICREL	0x01
    41. 

  41. 

  42. #define BCSR10_UCC4_GETH_EN	0x80
    43. 

  43. #define BCSR10_UCC4_RGMII_EN	0x40
    44. 

  44. #define BCSR10_UCC4_RTBI_EN	0x20
    45. 

  45. 

  46. #define BCSR11_LED0		0x40
    47. 

  47. #define BCSR11_LED1		0x20
    48. 

  48. #define BCSR11_LED2		0x10
    49. 

  49. 

  50. #define BCSR12_UCC6_RMII_EN	0x20
    51. 

  51. #define BCSR12_UCC8_RMII_EN	0x20
    52. 

  52. 

  53. #define BCSR15_SMII6_DIS	0x08
    54. 

  54. #define BCSR15_SMII8_DIS	0x04
    55. 

  55. #define BCSR15_QEUART_EN	0x01
    56. 

  56. 

  57. #define BCSR16_UPC1_DEV2	0x02
    58. 

  58. 

  59. #define BCSR17_nUSBEN		0x80
    60. 

  60. #define BCSR17_nUSBLOWSPD	0x40
    61. 

  61. #define BCSR17_USBVCC		0x20
    62. 

  62. #define BCSR17_USBMODE		0x10
    63. 

  63. #define BCSR17_FLASH_nWP	0x01
    64. 

  64. 

  65. /*BCSR Utils functions*/
    66. 

  66. 

  67. void enable_8569mds_flash_write(void);
    68. 

  68. void disable_8569mds_flash_write(void);
    69. 

  69. void enable_8569mds_qe_uec(void);
    70. 

  70. void disable_8569mds_brd_eeprom_write_protect(void);
    71. 

  71. 

  72. #endif	/* __BCSR_H_ */
    73.