spl.c 2.4 KB

123456789101112131415161718192021222324252627282930313233343536373839404142434445464748495051525354555657585960616263646566676869707172737475767778798081828384858687888990919293949596979899100101102103104105106107108109110111112113114115116
  1. /* Copyright 2013 Freescale Semiconductor, Inc.
  2. *
  3. * SPDX-License-Identifier: GPL-2.0+
  4. */
  5. #include <common.h>
  6. #include <console.h>
  7. #include <asm/spl.h>
  8. #include <malloc.h>
  9. #include <ns16550.h>
  10. #include <nand.h>
  11. #include <i2c.h>
  12. #include "../common/qixis.h"
  13. #include "b4860qds_qixis.h"
  14. DECLARE_GLOBAL_DATA_PTR;
  15. phys_size_t get_effective_memsize(void)
  16. {
  17. return CONFIG_SYS_L3_SIZE;
  18. }
  19. unsigned long get_board_sys_clk(void)
  20. {
  21. u8 sysclk_conf = QIXIS_READ(brdcfg[1]);
  22. switch ((sysclk_conf & 0x0C) >> 2) {
  23. case QIXIS_CLK_100:
  24. return 100000000;
  25. case QIXIS_CLK_125:
  26. return 125000000;
  27. case QIXIS_CLK_133:
  28. return 133333333;
  29. }
  30. return 66666666;
  31. }
  32. unsigned long get_board_ddr_clk(void)
  33. {
  34. u8 ddrclk_conf = QIXIS_READ(brdcfg[1]);
  35. switch (ddrclk_conf & 0x03) {
  36. case QIXIS_CLK_100:
  37. return 100000000;
  38. case QIXIS_CLK_125:
  39. return 125000000;
  40. case QIXIS_CLK_133:
  41. return 133333333;
  42. }
  43. return 66666666;
  44. }
  45. void board_init_f(ulong bootflag)
  46. {
  47. u32 plat_ratio, sys_clk, uart_clk;
  48. ccsr_gur_t *gur = (void *)CONFIG_SYS_MPC85xx_GUTS_ADDR;
  49. /* Memcpy existing GD at CONFIG_SPL_GD_ADDR */
  50. memcpy((void *)CONFIG_SPL_GD_ADDR, (void *)gd, sizeof(gd_t));
  51. /* Update GD pointer */
  52. gd = (gd_t *)(CONFIG_SPL_GD_ADDR);
  53. /* compiler optimization barrier needed for GCC >= 3.4 */
  54. __asm__ __volatile__("" : : : "memory");
  55. console_init_f();
  56. /* initialize selected port with appropriate baud rate */
  57. sys_clk = get_board_sys_clk();
  58. plat_ratio = (in_be32(&gur->rcwsr[0]) >> 25) & 0x1f;
  59. uart_clk = sys_clk * plat_ratio / 2;
  60. NS16550_init((NS16550_t)CONFIG_SYS_NS16550_COM1,
  61. uart_clk / 16 / CONFIG_BAUDRATE);
  62. relocate_code(CONFIG_SPL_RELOC_STACK, (gd_t *)CONFIG_SPL_GD_ADDR, 0x0);
  63. }
  64. void board_init_r(gd_t *gd, ulong dest_addr)
  65. {
  66. bd_t *bd;
  67. bd = (bd_t *)(gd + sizeof(gd_t));
  68. memset(bd, 0, sizeof(bd_t));
  69. gd->bd = bd;
  70. bd->bi_memstart = CONFIG_SYS_INIT_L3_ADDR;
  71. bd->bi_memsize = CONFIG_SYS_L3_SIZE;
  72. probecpu();
  73. get_clocks();
  74. mem_malloc_init(CONFIG_SPL_RELOC_MALLOC_ADDR,
  75. CONFIG_SPL_RELOC_MALLOC_SIZE);
  76. gd->flags |= GD_FLG_FULL_MALLOC_INIT;
  77. #ifndef CONFIG_SPL_NAND_BOOT
  78. env_init();
  79. env_relocate();
  80. #else
  81. /* relocate environment function pointers etc. */
  82. nand_spl_load_image(CONFIG_ENV_OFFSET, CONFIG_ENV_SIZE,
  83. (uchar *)CONFIG_ENV_ADDR);
  84. gd->env_addr = (ulong)(CONFIG_ENV_ADDR);
  85. gd->env_valid = 1;
  86. #endif
  87. i2c_init_all();
  88. puts("\n\n");
  89. gd->ram_size = initdram(0);
  90. #ifdef CONFIG_SPL_NAND_BOOT
  91. nand_boot();
  92. #endif
  93. }