qca953x.dtsi 1.3 KB

123456789101112131415161718192021222324252627282930313233343536373839404142434445464748495051525354555657585960616263646566676869707172737475767778798081828384
  1. /*
  2. * Copyright (C) 2015-2016 Wills Wang <wills.wang@live.com>
  3. *
  4. * SPDX-License-Identifier: GPL-2.0+
  5. */
  6. #include <dt-bindings/interrupt-controller/irq.h>
  7. #include "skeleton.dtsi"
  8. / {
  9. compatible = "qca,qca953x";
  10. #address-cells = <1>;
  11. #size-cells = <1>;
  12. cpus {
  13. #address-cells = <1>;
  14. #size-cells = <0>;
  15. cpu@0 {
  16. device_type = "cpu";
  17. compatible = "mips,mips24Kc";
  18. reg = <0>;
  19. };
  20. };
  21. clocks {
  22. #address-cells = <1>;
  23. #size-cells = <1>;
  24. ranges;
  25. xtal: xtal {
  26. #clock-cells = <0>;
  27. compatible = "fixed-clock";
  28. clock-output-names = "xtal";
  29. };
  30. };
  31. pinctrl {
  32. u-boot,dm-pre-reloc;
  33. compatible = "qca,qca953x-pinctrl";
  34. ranges;
  35. #address-cells = <1>;
  36. #size-cells = <1>;
  37. reg = <0x18040000 0x100>;
  38. };
  39. ahb {
  40. compatible = "simple-bus";
  41. ranges;
  42. #address-cells = <1>;
  43. #size-cells = <1>;
  44. apb {
  45. compatible = "simple-bus";
  46. ranges;
  47. #address-cells = <1>;
  48. #size-cells = <1>;
  49. uart0: uart@18020000 {
  50. compatible = "ns16550";
  51. reg = <0x18020000 0x20>;
  52. reg-shift = <2>;
  53. clock-frequency = <25000000>;
  54. interrupts = <128 IRQ_TYPE_LEVEL_HIGH>;
  55. status = "disabled";
  56. };
  57. };
  58. spi0: spi@1f000000 {
  59. compatible = "qca,ar7100-spi";
  60. reg = <0x1f000000 0x10>;
  61. interrupts = <129 IRQ_TYPE_LEVEL_HIGH>;
  62. status = "disabled";
  63. #address-cells = <1>;
  64. #size-cells = <0>;
  65. };
  66. };
  67. };