u-boot-spl.lds 921 B

123456789101112131415161718192021222324252627282930313233343536373839404142434445464748495051525354555657585960616263
  1. /*
  2. * (C) Copyright 2013 - 2014 Xilinx, Inc
  3. *
  4. * Michal Simek <michal.simek@xilinx.com>
  5. *
  6. * SPDX-License-Identifier: GPL-2.0+
  7. */
  8. #include <asm-offsets.h>
  9. OUTPUT_ARCH(microblaze)
  10. ENTRY(_start)
  11. SECTIONS
  12. {
  13. .text ALIGN(0x4):
  14. {
  15. __text_start = .;
  16. arch/microblaze/cpu/start.o (.text)
  17. *(.text)
  18. *(.text.*)
  19. __text_end = .;
  20. }
  21. .rodata ALIGN(0x4):
  22. {
  23. __rodata_start = .;
  24. *(SORT_BY_ALIGNMENT(SORT_BY_NAME(.rodata*)))
  25. __rodata_end = .;
  26. }
  27. .data ALIGN(0x4):
  28. {
  29. __data_start = .;
  30. *(.data)
  31. *(.data.*)
  32. __data_end = .;
  33. }
  34. . = ALIGN(4);
  35. .u_boot_list : {
  36. KEEP(*(SORT(.u_boot_list*)));
  37. }
  38. __init_end = . ;
  39. .bss ALIGN(0x4):
  40. {
  41. __bss_start = .;
  42. *(.sbss)
  43. *(.scommon)
  44. *(.bss)
  45. *(.bss.*)
  46. *(COMMON)
  47. . = ALIGN(4);
  48. __bss_end = .;
  49. }
  50. __end = . ;
  51. }
  52. #if defined(CONFIG_SPL_MAX_FOOTPRINT)
  53. ASSERT(__end - _start < (CONFIG_SPL_MAX_FOOTPRINT), \
  54. "SPL image plus BSS too big");
  55. #endif