timer.c 2.3 KB

123456789101112131415161718192021222324252627282930313233343536373839404142434445464748495051525354555657585960616263646566676869707172737475767778798081828384858687888990919293949596979899100101102103
  1. /*
  2. * (C) Copyright 2008
  3. * Texas Instruments
  4. *
  5. * Richard Woodruff <r-woodruff2@ti.com>
  6. * Syed Moahmmed Khasim <khasim@ti.com>
  7. *
  8. * (C) Copyright 2002
  9. * Sysgo Real-Time Solutions, GmbH <www.elinos.com>
  10. * Marius Groeger <mgroeger@sysgo.de>
  11. * Alex Zuepke <azu@sysgo.de>
  12. *
  13. * (C) Copyright 2002
  14. * Gary Jennejohn, DENX Software Engineering, <garyj@denx.de>
  15. *
  16. * SPDX-License-Identifier: GPL-2.0+
  17. */
  18. #include <common.h>
  19. #include <asm/io.h>
  20. #include <asm/arch/cpu.h>
  21. #include <asm/arch/clock.h>
  22. DECLARE_GLOBAL_DATA_PTR;
  23. static struct gptimer *timer_base = (struct gptimer *)CONFIG_SYS_TIMERBASE;
  24. /*
  25. * Nothing really to do with interrupts, just starts up a counter.
  26. */
  27. #define TIMER_CLOCK (V_SCLK / (2 << CONFIG_SYS_PTV))
  28. #define TIMER_OVERFLOW_VAL 0xffffffff
  29. #define TIMER_LOAD_VAL 0
  30. int timer_init(void)
  31. {
  32. /* start the counter ticking up, reload value on overflow */
  33. writel(TIMER_LOAD_VAL, &timer_base->tldr);
  34. /* enable timer */
  35. writel((CONFIG_SYS_PTV << 2) | TCLR_PRE | TCLR_AR | TCLR_ST,
  36. &timer_base->tclr);
  37. return 0;
  38. }
  39. /*
  40. * timer without interrupts
  41. */
  42. ulong get_timer(ulong base)
  43. {
  44. return get_timer_masked() - base;
  45. }
  46. /* delay x useconds */
  47. void __udelay(unsigned long usec)
  48. {
  49. long tmo = usec * (TIMER_CLOCK / 1000) / 1000;
  50. unsigned long now, last = readl(&timer_base->tcrr);
  51. while (tmo > 0) {
  52. now = readl(&timer_base->tcrr);
  53. if (last > now) /* count up timer overflow */
  54. tmo -= TIMER_OVERFLOW_VAL - last + now + 1;
  55. else
  56. tmo -= now - last;
  57. last = now;
  58. }
  59. }
  60. ulong get_timer_masked(void)
  61. {
  62. /* current tick value */
  63. ulong now = readl(&timer_base->tcrr) / (TIMER_CLOCK / CONFIG_SYS_HZ);
  64. if (now >= gd->arch.lastinc) { /* normal mode (non roll) */
  65. /* move stamp fordward with absoulte diff ticks */
  66. gd->arch.tbl += (now - gd->arch.lastinc);
  67. } else { /* we have rollover of incrementer */
  68. gd->arch.tbl += ((TIMER_OVERFLOW_VAL / (TIMER_CLOCK /
  69. CONFIG_SYS_HZ)) - gd->arch.lastinc) + now;
  70. }
  71. gd->arch.lastinc = now;
  72. return gd->arch.tbl;
  73. }
  74. /*
  75. * This function is derived from PowerPC code (read timebase as long long).
  76. * On ARM it just returns the timer value.
  77. */
  78. unsigned long long get_ticks(void)
  79. {
  80. return get_timer(0);
  81. }
  82. /*
  83. * This function is derived from PowerPC code (timebase clock frequency).
  84. * On ARM it returns the number of timer ticks per second.
  85. */
  86. ulong get_tbclk(void)
  87. {
  88. return CONFIG_SYS_HZ;
  89. }