Home Explore Help
Sign In
SoftwareDesign
/
csu3_am335x
8
0
Fork 0
Files Issues 0 Pull Requests 0 Wiki
Branch: master
Branches Tags
csu3_am335x
/
board-support
/
u-boot-2017.01+gitAUTOINC+340fb36f04-g340fb36f04
/
arch
/
arm
/
lib
/
ccn504.S

ccn504.S 1.8 KB
Permalink History Raw

12345678910111213141516171819202122232425262728293031323334353637383940414243444546474849505152535455565758596061626364656667686970717273747576777879808182 
  1. /*
    2. 

  2.  * (C) Copyright 2015 Freescale Semiconductor
    3. 

  3.  *
    4. 

  4.  * SPDX-License-Identifier:	GPL-2.0+
    5. 

  5.  *
    6. 

  6.  * Extracted from gic_64.S
    7. 

  7.  */
    8. 

  8. 

  9. #include <config.h>
    10. 

  10. #include <linux/linkage.h>
    11. 

  11. #include <asm/macro.h>
    12. 

  12. 

  13. /*************************************************************************
    14. 

  14.  *
    15. 

  15.  * void ccn504_add_masters_to_dvm(CCI_MN_BASE, CCI_MN_RNF_NODEID_LIST,
    16. 

  16.  * 				  CCI_MN_DVM_DOMAIN_CTL_SET);
    17. 

  17.  *
    18. 

  18.  * Add fully-coherent masters to DVM domain
    19. 

  19.  *
    20. 

  20.  *************************************************************************/
    21. 

  21. ENTRY(ccn504_add_masters_to_dvm)
    22. 

  22. 	/*
    23. 

  23. 	 * x0: CCI_MN_BASE
    24. 

  24. 	 * x1: CCI_MN_RNF_NODEID_LIST
    25. 

  25. 	 * x2: CCI_MN_DVM_DOMAIN_CTL_SET
    26. 

  26. 	 */
    27. 

  27. 

  28. 	/* Add fully-coherent masters to DVM domain */
    29. 

  29. 	ldr	x9, [x0, x1]
    30. 

  30. 	str	x9, [x0, x2]
    31. 

  31. 1:	ldr	x10, [x0, x2]
    32. 

  32. 	mvn	x11, x10
    33. 

  33. 	tst	x11, x10 /* Wait for domain addition to complete */
    34. 

  34. 	b.ne	1b
    35. 

  35. 

  36. 	ret
    37. 

  37. ENDPROC(ccn504_add_masters_to_dvm)
    38. 

  38. 

  39. /*************************************************************************
    40. 

  40.  *
    41. 

  41.  * void ccn504_set_qos(CCI_Sx_QOS_CONTROL_BASE, QoS Value);
    42. 

  42.  *
    43. 

  43.  * Initialize QoS settings for AR/AW override.
    44. 

  44.  * Right now, this function sets the same QoS value for all RN-I ports
    45. 

  45.  *
    46. 

  46.  *************************************************************************/
    47. 

  47. ENTRY(ccn504_set_qos)
    48. 

  48. 	/*
    49. 

  49. 	 * x0: CCI_Sx_QOS_CONTROL_BASE
    50. 

  50. 	 * x1: QoS Value
    51. 

  51. 	 */
    52. 

  52. 

  53. 	/* Set all RN-I ports to QoS value denoted by x1 */
    54. 

  54. 	ldr	x9, [x0]
    55. 

  55. 	mov	x10, x1
    56. 

  56. 	orr	x9, x9, x10
    57. 

  57. 	str	x9, [x0]
    58. 

  58. 

  59. 	ret
    60. 

  60. ENDPROC(ccn504_set_qos)
    61. 

  61. 

  62. /*************************************************************************
    63. 

  63.  *
    64. 

  64.  * void ccn504_set_aux(CCI_AUX_CONTROL_BASE, Value);
    65. 

  65.  *
    66. 

  66.  * Initialize AUX control settings
    67. 

  67.  *
    68. 

  68.  *************************************************************************/
    69. 

  69. ENTRY(ccn504_set_aux)
    70. 

  70. 	/*
    71. 

  71. 	 * x0: CCI_AUX_CONTROL_BASE
    72. 

  72. 	 * x1: Value
    73. 

  73. 	 */
    74. 

  74. 

  75. 	ldr	x9, [x0]
    76. 

  76. 	mov	x10, x1
    77. 

  77. 	orr	x9, x9, x10
    78. 

  78. 	str	x9, [x0]
    79. 

  79. 

  80. 	ret
    81. 

  81. ENDPROC(ccn504_set_aux)
    82. 

  82.