zynqmp-zcu102-revB.dts 671 B

123456789101112131415161718192021222324252627282930313233343536373839404142
  1. /*
  2. * dts file for Xilinx ZynqMP ZCU102 RevB
  3. *
  4. * (C) Copyright 2016, Xilinx, Inc.
  5. *
  6. * Michal Simek <michal.simek@xilinx.com>
  7. *
  8. * SPDX-License-Identifier: GPL-2.0+
  9. */
  10. #include "zynqmp-zcu102.dts"
  11. / {
  12. model = "ZynqMP ZCU102 RevB";
  13. };
  14. &gem3 {
  15. phy-handle = <&phyc>;
  16. phyc: phy@c {
  17. reg = <0xc>;
  18. ti,rx-internal-delay = <0x8>;
  19. ti,tx-internal-delay = <0xa>;
  20. ti,fifo-depth = <0x1>;
  21. };
  22. /* Cleanup from RevA */
  23. /delete-node/ phy@21;
  24. };
  25. /* Different qspi 512Mbit version */
  26. /* Fix collision with u61 */
  27. &i2c0 {
  28. i2cswitch@75 {
  29. i2c@2 {
  30. max15303@1b { /* u8 */
  31. compatible = "max15303";
  32. reg = <0x1b>;
  33. };
  34. /delete-node/ max15303@20;
  35. };
  36. };
  37. };