zynq-zc770-xm010.dts 1.3 KB

1234567891011121314151617181920212223242526272829303132333435363738394041424344454647484950515253545556575859606162636465666768697071727374757677787980818283848586878889909192939495969798
  1. /*
  2. * Xilinx ZC770 XM010 board DTS
  3. *
  4. * Copyright (C) 2013 - 2015 Xilinx, Inc.
  5. *
  6. * SPDX-License-Identifier: GPL-2.0+
  7. */
  8. /dts-v1/;
  9. #include "zynq-7000.dtsi"
  10. / {
  11. compatible = "xlnx,zynq-zc770-xm010", "xlnx,zynq-7000";
  12. model = "Xilinx Zynq";
  13. aliases {
  14. ethernet0 = &gem0;
  15. i2c0 = &i2c0;
  16. serial0 = &uart1;
  17. spi0 = &qspi;
  18. spi1 = &spi1;
  19. };
  20. chosen {
  21. bootargs = "";
  22. stdout-path = "serial0:115200n8";
  23. };
  24. memory@0 {
  25. device_type = "memory";
  26. reg = <0x0 0x40000000>;
  27. };
  28. usb_phy0: phy0 {
  29. compatible = "usb-nop-xceiv";
  30. #phy-cells = <0>;
  31. };
  32. };
  33. &can0 {
  34. status = "okay";
  35. };
  36. &gem0 {
  37. status = "okay";
  38. phy-mode = "rgmii-id";
  39. phy-handle = <&ethernet_phy>;
  40. ethernet_phy: ethernet-phy@7 {
  41. reg = <7>;
  42. };
  43. };
  44. &i2c0 {
  45. status = "okay";
  46. clock-frequency = <400000>;
  47. m24c02_eeprom@52 {
  48. compatible = "at,24c02";
  49. reg = <0x52>;
  50. };
  51. };
  52. &qspi {
  53. status = "okay";
  54. };
  55. &sdhci0 {
  56. status = "okay";
  57. };
  58. &spi1 {
  59. status = "okay";
  60. num-cs = <4>;
  61. is-decoded-cs = <0>;
  62. flash@0 {
  63. compatible = "sst25wf080";
  64. reg = <1>;
  65. spi-max-frequency = <1000000>;
  66. #address-cells = <1>;
  67. #size-cells = <1>;
  68. partition@test {
  69. label = "spi-flash";
  70. reg = <0x0 0x100000>;
  71. };
  72. };
  73. };
  74. &uart1 {
  75. u-boot,dm-pre-reloc;
  76. status = "okay";
  77. };
  78. &usb0 {
  79. status = "okay";
  80. dr_mode = "host";
  81. usb-phy = <&usb_phy0>;
  82. };