zynq-microzed.dts 953 B

12345678910111213141516171819202122232425262728293031323334353637383940414243444546474849505152535455565758596061626364656667686970
  1. /*
  2. * Xilinx MicroZED board DTS
  3. *
  4. * Copyright (C) 2013 - 2016 Xilinx, Inc.
  5. *
  6. * SPDX-License-Identifier: GPL-2.0+
  7. */
  8. /dts-v1/;
  9. #include "zynq-7000.dtsi"
  10. / {
  11. model = "Zynq MicroZED Board";
  12. compatible = "xlnx,zynq-microzed", "xlnx,zynq-7000";
  13. aliases {
  14. serial0 = &uart1;
  15. spi0 = &qspi;
  16. mmc0 = &sdhci0;
  17. };
  18. memory@0 {
  19. device_type = "memory";
  20. reg = <0 0x40000000>;
  21. };
  22. chosen {
  23. bootargs = "earlyprintk";
  24. stdout-path = "serial0:115200n8";
  25. };
  26. usb_phy0: phy0 {
  27. compatible = "usb-nop-xceiv";
  28. #phy-cells = <0>;
  29. };
  30. };
  31. &clkc {
  32. ps-clk-frequency = <33333333>;
  33. };
  34. &qspi {
  35. u-boot,dm-pre-reloc;
  36. status = "okay";
  37. };
  38. &uart1 {
  39. u-boot,dm-pre-reloc;
  40. status = "okay";
  41. };
  42. &gem0 {
  43. status = "okay";
  44. phy-mode = "rgmii-id";
  45. phy-handle = <&ethernet_phy>;
  46. ethernet_phy: ethernet-phy@0 {
  47. reg = <0>;
  48. };
  49. };
  50. &sdhci0 {
  51. u-boot,dm-pre-reloc;
  52. status = "okay";
  53. };
  54. &usb0 {
  55. status = "okay";
  56. dr_mode = "host";
  57. usb-phy = <&usb_phy0>;
  58. };