tegra20-whistler.dts 1.2 KB

1234567891011121314151617181920212223242526272829303132333435363738394041424344454647484950515253545556575859606162636465666768697071727374757677
  1. /dts-v1/;
  2. #include "tegra20.dtsi"
  3. / {
  4. model = "NVIDIA Tegra20 Whistler evaluation board";
  5. compatible = "nvidia,whistler", "nvidia,tegra20";
  6. chosen {
  7. stdout-path = &uarta;
  8. };
  9. aliases {
  10. i2c0 = "/i2c@7000d000";
  11. usb0 = "/usb@c5008000";
  12. mmc0 = "/sdhci@c8000600";
  13. mmc1 = "/sdhci@c8000400";
  14. };
  15. memory {
  16. device_type = "memory";
  17. reg = < 0x00000000 0x20000000 >;
  18. };
  19. serial@70006000 {
  20. clock-frequency = < 216000000 >;
  21. };
  22. i2c@7000d000 {
  23. status = "okay";
  24. clock-frequency = <100000>;
  25. pmic@3c {
  26. compatible = "maxim,max8907b";
  27. reg = <0x3c>;
  28. clk_32k: clock {
  29. compatible = "fixed-clock";
  30. /*
  31. * leave out for now due to CPP:
  32. * #clock-cells = <0>;
  33. */
  34. clock-frequency = <32768>;
  35. };
  36. };
  37. };
  38. usb@c5008000 {
  39. status = "okay";
  40. };
  41. sdhci@c8000400 {
  42. status = "okay";
  43. wp-gpios = <&gpio TEGRA_GPIO(V, 5) GPIO_ACTIVE_HIGH>;
  44. bus-width = <8>;
  45. };
  46. sdhci@c8000600 {
  47. status = "okay";
  48. bus-width = <8>;
  49. non-removable;
  50. };
  51. clocks {
  52. compatible = "simple-bus";
  53. #address-cells = <1>;
  54. #size-cells = <0>;
  55. clk32k_in: clock@0 {
  56. compatible = "fixed-clock";
  57. reg=<0>;
  58. #clock-cells = <0>;
  59. clock-frequency = <32768>;
  60. };
  61. };
  62. };