tegra20-tamonten.dtsi 11 KB

123456789101112131415161718192021222324252627282930313233343536373839404142434445464748495051525354555657585960616263646566676869707172737475767778798081828384858687888990919293949596979899100101102103104105106107108109110111112113114115116117118119120121122123124125126127128129130131132133134135136137138139140141142143144145146147148149150151152153154155156157158159160161162163164165166167168169170171172173174175176177178179180181182183184185186187188189190191192193194195196197198199200201202203204205206207208209210211212213214215216217218219220221222223224225226227228229230231232233234235236237238239240241242243244245246247248249250251252253254255256257258259260261262263264265266267268269270271272273274275276277278279280281282283284285286287288289290291292293294295296297298299300301302303304305306307308309310311312313314315316317318319320321322323324325326327328329330331332333334335336337338339340341342343344345346347348349350351352353354355356357358359360361362363364365366367368369370371372373374375376377378379380381382383384385386387388389390391392393394395396397398399400401402403404405406407408409410411412413414415416417418419420421422423424425426427428429430431432433434435436437438439440441442443444445446447448449450451452453454455456457458459460461462463464465466467468469470471472473474475476477478479480481482483484485486487488489490491492493494495496497498499500501502503504505506507508509510511512513514
  1. #include "tegra20.dtsi"
  2. / {
  3. model = "Avionic Design Tamonten SOM";
  4. compatible = "ad,tamonten", "nvidia,tegra20";
  5. memory {
  6. reg = <0x00000000 0x20000000>;
  7. };
  8. host1x@50000000 {
  9. hdmi {
  10. vdd-supply = <&hdmi_vdd_reg>;
  11. pll-supply = <&hdmi_pll_reg>;
  12. nvidia,ddc-i2c-bus = <&hdmi_ddc>;
  13. nvidia,hpd-gpio = <&gpio TEGRA_GPIO(N, 7)
  14. GPIO_ACTIVE_HIGH>;
  15. };
  16. };
  17. pinmux {
  18. pinctrl-names = "default";
  19. pinctrl-0 = <&state_default>;
  20. state_default: pinmux {
  21. ata {
  22. nvidia,pins = "ata";
  23. nvidia,function = "ide";
  24. };
  25. atb {
  26. nvidia,pins = "atb", "gma", "gme";
  27. nvidia,function = "sdio4";
  28. };
  29. atc {
  30. nvidia,pins = "atc";
  31. nvidia,function = "nand";
  32. };
  33. atd {
  34. nvidia,pins = "atd", "ate", "gmb", "gmd", "gpu",
  35. "spia", "spib", "spic";
  36. nvidia,function = "gmi";
  37. };
  38. cdev1 {
  39. nvidia,pins = "cdev1";
  40. nvidia,function = "plla_out";
  41. };
  42. cdev2 {
  43. nvidia,pins = "cdev2";
  44. nvidia,function = "pllp_out4";
  45. };
  46. crtp {
  47. nvidia,pins = "crtp";
  48. nvidia,function = "crt";
  49. };
  50. csus {
  51. nvidia,pins = "csus";
  52. nvidia,function = "vi_sensor_clk";
  53. };
  54. dap1 {
  55. nvidia,pins = "dap1";
  56. nvidia,function = "dap1";
  57. };
  58. dap2 {
  59. nvidia,pins = "dap2";
  60. nvidia,function = "dap2";
  61. };
  62. dap3 {
  63. nvidia,pins = "dap3";
  64. nvidia,function = "dap3";
  65. };
  66. dap4 {
  67. nvidia,pins = "dap4";
  68. nvidia,function = "dap4";
  69. };
  70. dta {
  71. nvidia,pins = "dta", "dtd";
  72. nvidia,function = "sdio2";
  73. };
  74. dtb {
  75. nvidia,pins = "dtb", "dtc", "dte";
  76. nvidia,function = "rsvd1";
  77. };
  78. dtf {
  79. nvidia,pins = "dtf";
  80. nvidia,function = "i2c3";
  81. };
  82. gmc {
  83. nvidia,pins = "gmc";
  84. nvidia,function = "uartd";
  85. };
  86. gpu7 {
  87. nvidia,pins = "gpu7";
  88. nvidia,function = "rtck";
  89. };
  90. gpv {
  91. nvidia,pins = "gpv", "slxa", "slxk";
  92. nvidia,function = "pcie";
  93. };
  94. hdint {
  95. nvidia,pins = "hdint";
  96. nvidia,function = "hdmi";
  97. };
  98. i2cp {
  99. nvidia,pins = "i2cp";
  100. nvidia,function = "i2cp";
  101. };
  102. irrx {
  103. nvidia,pins = "irrx", "irtx";
  104. nvidia,function = "uarta";
  105. };
  106. kbca {
  107. nvidia,pins = "kbca", "kbcb", "kbcc", "kbcd",
  108. "kbce", "kbcf";
  109. nvidia,function = "kbc";
  110. };
  111. lcsn {
  112. nvidia,pins = "lcsn", "ld0", "ld1", "ld2",
  113. "ld3", "ld4", "ld5", "ld6", "ld7",
  114. "ld8", "ld9", "ld10", "ld11", "ld12",
  115. "ld13", "ld14", "ld15", "ld16", "ld17",
  116. "ldc", "ldi", "lhp0", "lhp1", "lhp2",
  117. "lhs", "lm0", "lm1", "lpp", "lpw0",
  118. "lpw1", "lpw2", "lsc0", "lsc1", "lsck",
  119. "lsda", "lsdi", "lspi", "lvp0", "lvp1",
  120. "lvs";
  121. nvidia,function = "displaya";
  122. };
  123. owc {
  124. nvidia,pins = "owc", "spdi", "spdo", "uac";
  125. nvidia,function = "rsvd2";
  126. };
  127. pmc {
  128. nvidia,pins = "pmc";
  129. nvidia,function = "pwr_on";
  130. };
  131. rm {
  132. nvidia,pins = "rm";
  133. nvidia,function = "i2c1";
  134. };
  135. sdb {
  136. nvidia,pins = "sdb", "sdc", "sdd";
  137. nvidia,function = "pwm";
  138. };
  139. sdio1 {
  140. nvidia,pins = "sdio1";
  141. nvidia,function = "sdio1";
  142. };
  143. slxc {
  144. nvidia,pins = "slxc", "slxd";
  145. nvidia,function = "spdif";
  146. };
  147. spid {
  148. nvidia,pins = "spid", "spie", "spif";
  149. nvidia,function = "spi1";
  150. };
  151. spig {
  152. nvidia,pins = "spig", "spih";
  153. nvidia,function = "spi2_alt";
  154. };
  155. uaa {
  156. nvidia,pins = "uaa", "uab", "uda";
  157. nvidia,function = "ulpi";
  158. };
  159. uad {
  160. nvidia,pins = "uad";
  161. nvidia,function = "irda";
  162. };
  163. uca {
  164. nvidia,pins = "uca", "ucb";
  165. nvidia,function = "uartc";
  166. };
  167. conf_ata {
  168. nvidia,pins = "ata", "atb", "atc", "atd", "ate",
  169. "cdev1", "cdev2", "dap1", "dtb", "gma",
  170. "gmb", "gmc", "gmd", "gme", "gpu7",
  171. "gpv", "i2cp", "pta", "rm", "slxa",
  172. "slxk", "spia", "spib", "uac";
  173. nvidia,pull = <0>;
  174. nvidia,tristate = <0>;
  175. };
  176. conf_ck32 {
  177. nvidia,pins = "ck32", "ddrc", "pmca", "pmcb",
  178. "pmcc", "pmcd", "pmce", "xm2c", "xm2d";
  179. nvidia,pull = <0>;
  180. };
  181. conf_csus {
  182. nvidia,pins = "csus", "spid", "spif";
  183. nvidia,pull = <1>;
  184. nvidia,tristate = <1>;
  185. };
  186. conf_crtp {
  187. nvidia,pins = "crtp", "dap2", "dap3", "dap4",
  188. "dtc", "dte", "dtf", "gpu", "sdio1",
  189. "slxc", "slxd", "spdi", "spdo", "spig",
  190. "uda";
  191. nvidia,pull = <0>;
  192. nvidia,tristate = <1>;
  193. };
  194. conf_ddc {
  195. nvidia,pins = "ddc", "dta", "dtd", "kbca",
  196. "kbcb", "kbcc", "kbcd", "kbce", "kbcf",
  197. "sdc";
  198. nvidia,pull = <2>;
  199. nvidia,tristate = <0>;
  200. };
  201. conf_hdint {
  202. nvidia,pins = "hdint", "lcsn", "ldc", "lm1",
  203. "lpw1", "lsc1", "lsck", "lsda", "lsdi",
  204. "lvp0", "owc", "sdb";
  205. nvidia,tristate = <1>;
  206. };
  207. conf_irrx {
  208. nvidia,pins = "irrx", "irtx", "sdd", "spic",
  209. "spie", "spih", "uaa", "uab", "uad",
  210. "uca", "ucb";
  211. nvidia,pull = <2>;
  212. nvidia,tristate = <1>;
  213. };
  214. conf_lc {
  215. nvidia,pins = "lc", "ls";
  216. nvidia,pull = <2>;
  217. };
  218. conf_ld0 {
  219. nvidia,pins = "ld0", "ld1", "ld2", "ld3", "ld4",
  220. "ld5", "ld6", "ld7", "ld8", "ld9",
  221. "ld10", "ld11", "ld12", "ld13", "ld14",
  222. "ld15", "ld16", "ld17", "ldi", "lhp0",
  223. "lhp1", "lhp2", "lhs", "lm0", "lpp",
  224. "lpw0", "lpw2", "lsc0", "lspi", "lvp1",
  225. "lvs", "pmc";
  226. nvidia,tristate = <0>;
  227. };
  228. conf_ld17_0 {
  229. nvidia,pins = "ld17_0", "ld19_18", "ld21_20",
  230. "ld23_22";
  231. nvidia,pull = <1>;
  232. };
  233. };
  234. state_i2cmux_ddc: pinmux_i2cmux_ddc {
  235. ddc {
  236. nvidia,pins = "ddc";
  237. nvidia,function = "i2c2";
  238. };
  239. pta {
  240. nvidia,pins = "pta";
  241. nvidia,function = "rsvd4";
  242. };
  243. };
  244. state_i2cmux_pta: pinmux_i2cmux_pta {
  245. ddc {
  246. nvidia,pins = "ddc";
  247. nvidia,function = "rsvd4";
  248. };
  249. pta {
  250. nvidia,pins = "pta";
  251. nvidia,function = "i2c2";
  252. };
  253. };
  254. state_i2cmux_idle: pinmux_i2cmux_idle {
  255. ddc {
  256. nvidia,pins = "ddc";
  257. nvidia,function = "rsvd4";
  258. };
  259. pta {
  260. nvidia,pins = "pta";
  261. nvidia,function = "rsvd4";
  262. };
  263. };
  264. };
  265. i2s@70002800 {
  266. status = "okay";
  267. };
  268. serial@70006300 {
  269. status = "okay";
  270. };
  271. nand-controller@70008000 {
  272. nvidia,wp-gpios = <&gpio TEGRA_GPIO(C, 7) GPIO_ACTIVE_HIGH>;
  273. nvidia,width = <8>;
  274. nvidia,timing = <26 100 20 80 20 10 12 10 70>;
  275. nand@0 {
  276. reg = <0>;
  277. compatible = "hynix,hy27uf4g2b", "nand-flash";
  278. };
  279. };
  280. i2c@7000c000 {
  281. clock-frequency = <400000>;
  282. status = "okay";
  283. };
  284. i2c@7000c400 {
  285. clock-frequency = <100000>;
  286. status = "okay";
  287. };
  288. i2cmux {
  289. compatible = "i2c-mux-pinctrl";
  290. #address-cells = <1>;
  291. #size-cells = <0>;
  292. i2c-parent = <&{/i2c@7000c400}>;
  293. pinctrl-names = "ddc", "pta", "idle";
  294. pinctrl-0 = <&state_i2cmux_ddc>;
  295. pinctrl-1 = <&state_i2cmux_pta>;
  296. pinctrl-2 = <&state_i2cmux_idle>;
  297. hdmi_ddc: i2c@0 {
  298. reg = <0>;
  299. #address-cells = <1>;
  300. #size-cells = <0>;
  301. };
  302. i2c@1 {
  303. reg = <1>;
  304. #address-cells = <1>;
  305. #size-cells = <0>;
  306. };
  307. };
  308. i2c@7000d000 {
  309. clock-frequency = <400000>;
  310. status = "okay";
  311. pmic: tps6586x@34 {
  312. compatible = "ti,tps6586x";
  313. reg = <0x34>;
  314. interrupts = <0 86 0x4>;
  315. ti,system-power-controller;
  316. #gpio-cells = <2>;
  317. gpio-controller;
  318. sys-supply = <&vdd_5v0_reg>;
  319. vin-sm0-supply = <&sys_reg>;
  320. vin-sm1-supply = <&sys_reg>;
  321. vin-sm2-supply = <&sys_reg>;
  322. vinldo01-supply = <&sm2_reg>;
  323. vinldo23-supply = <&sm2_reg>;
  324. vinldo4-supply = <&sm2_reg>;
  325. vinldo678-supply = <&sm2_reg>;
  326. vinldo9-supply = <&sm2_reg>;
  327. regulators {
  328. sys_reg: sys {
  329. regulator-name = "vdd_sys";
  330. regulator-always-on;
  331. };
  332. sm0 {
  333. regulator-name = "vdd_sys_sm0,vdd_core";
  334. regulator-min-microvolt = <1200000>;
  335. regulator-max-microvolt = <1200000>;
  336. regulator-always-on;
  337. };
  338. sm1 {
  339. regulator-name = "vdd_sys_sm1,vdd_cpu";
  340. regulator-min-microvolt = <1000000>;
  341. regulator-max-microvolt = <1000000>;
  342. regulator-always-on;
  343. };
  344. sm2_reg: sm2 {
  345. regulator-name = "vdd_sys_sm2,vin_ldo*";
  346. regulator-min-microvolt = <3700000>;
  347. regulator-max-microvolt = <3700000>;
  348. regulator-always-on;
  349. };
  350. ldo0 {
  351. regulator-name = "vdd_ldo0,vddio_pex_clk";
  352. regulator-min-microvolt = <3300000>;
  353. regulator-max-microvolt = <3300000>;
  354. };
  355. ldo1 {
  356. regulator-name = "vdd_ldo1,avdd_pll*";
  357. regulator-min-microvolt = <1100000>;
  358. regulator-max-microvolt = <1100000>;
  359. regulator-always-on;
  360. };
  361. ldo2 {
  362. regulator-name = "vdd_ldo2,vdd_rtc";
  363. regulator-min-microvolt = <1200000>;
  364. regulator-max-microvolt = <1200000>;
  365. };
  366. ldo3 {
  367. regulator-name = "vdd_ldo3,avdd_usb*";
  368. regulator-min-microvolt = <3300000>;
  369. regulator-max-microvolt = <3300000>;
  370. regulator-always-on;
  371. };
  372. ldo4 {
  373. regulator-name = "vdd_ldo4,avdd_osc,vddio_sys";
  374. regulator-min-microvolt = <1800000>;
  375. regulator-max-microvolt = <1800000>;
  376. regulator-always-on;
  377. };
  378. ldo5 {
  379. regulator-name = "vdd_ldo5,vcore_mmc";
  380. regulator-min-microvolt = <2850000>;
  381. regulator-max-microvolt = <2850000>;
  382. };
  383. ldo6 {
  384. regulator-name = "vdd_ldo6,avdd_vdac";
  385. /*
  386. * According to the Tegra 2 Automotive
  387. * DataSheet, a typical value for this
  388. * would be 2.8V, but the PMIC only
  389. * supports 2.85V.
  390. */
  391. regulator-min-microvolt = <2850000>;
  392. regulator-max-microvolt = <2850000>;
  393. };
  394. hdmi_vdd_reg: ldo7 {
  395. regulator-name = "vdd_ldo7,avdd_hdmi";
  396. regulator-min-microvolt = <3300000>;
  397. regulator-max-microvolt = <3300000>;
  398. };
  399. hdmi_pll_reg: ldo8 {
  400. regulator-name = "vdd_ldo8,avdd_hdmi_pll";
  401. regulator-min-microvolt = <1800000>;
  402. regulator-max-microvolt = <1800000>;
  403. };
  404. ldo9 {
  405. regulator-name = "vdd_ldo9,vdd_ddr_rx,avdd_cam";
  406. /*
  407. * According to the Tegra 2 Automotive
  408. * DataSheet, a typical value for this
  409. * would be 2.8V, but the PMIC only
  410. * supports 2.85V.
  411. */
  412. regulator-min-microvolt = <2850000>;
  413. regulator-max-microvolt = <2850000>;
  414. regulator-always-on;
  415. };
  416. ldo_rtc {
  417. regulator-name = "vdd_rtc_out";
  418. regulator-min-microvolt = <3300000>;
  419. regulator-max-microvolt = <3300000>;
  420. regulator-always-on;
  421. };
  422. };
  423. };
  424. temperature-sensor@4c {
  425. compatible = "onnn,nct1008";
  426. reg = <0x4c>;
  427. };
  428. };
  429. pmc {
  430. nvidia,invert-interrupt;
  431. };
  432. usb@c5008000 {
  433. status = "okay";
  434. };
  435. sdhci@c8000600 {
  436. cd-gpios = <&gpio TEGRA_GPIO(H, 2) GPIO_ACTIVE_LOW>;
  437. wp-gpios = <&gpio TEGRA_GPIO(H, 3) GPIO_ACTIVE_HIGH>;
  438. bus-width = <4>;
  439. status = "okay";
  440. };
  441. clocks {
  442. compatible = "simple-bus";
  443. #address-cells = <1>;
  444. #size-cells = <0>;
  445. clk32k_in: clock@0 {
  446. compatible = "fixed-clock";
  447. reg=<0>;
  448. #clock-cells = <0>;
  449. clock-frequency = <32768>;
  450. };
  451. };
  452. regulators {
  453. compatible = "simple-bus";
  454. #address-cells = <1>;
  455. #size-cells = <0>;
  456. vdd_5v0_reg: regulator@0 {
  457. compatible = "regulator-fixed";
  458. reg = <0>;
  459. regulator-name = "vdd_5v0";
  460. regulator-min-microvolt = <5000000>;
  461. regulator-max-microvolt = <5000000>;
  462. regulator-always-on;
  463. };
  464. };
  465. };