s5pc100-pinctrl.dtsi 2.3 KB

123456789101112131415161718192021222324252627282930313233343536373839404142434445464748495051525354555657585960616263646566676869707172737475767778798081828384858687888990919293949596979899100101102103104105106107108109110111112113114115116117118119120121122123124125126127128129130131132133134135136137138139140141142143144145146147148149150151152153154155156157158159160161162163164165166167168169170171172173174175176177178179180181182
  1. /*
  2. * U-Boot additions to enable a generic Exynos GPIO driver
  3. *
  4. * Copyright (c) 2014 Google, Inc
  5. *
  6. * SPDX-License-Identifier: GPL-2.0+
  7. */
  8. / {
  9. pinctrl@e0300000 {
  10. gpa0: gpa0 {
  11. gpio-controller;
  12. #gpio-cells = <2>;
  13. };
  14. gpa1: gpa1 {
  15. gpio-controller;
  16. #gpio-cells = <2>;
  17. };
  18. gpb: gpb {
  19. gpio-controller;
  20. #gpio-cells = <2>;
  21. };
  22. gpc: gpc {
  23. gpio-controller;
  24. #gpio-cells = <2>;
  25. };
  26. gpd: gpd {
  27. gpio-controller;
  28. #gpio-cells = <2>;
  29. };
  30. gpe0: gpe0 {
  31. gpio-controller;
  32. #gpio-cells = <2>;
  33. };
  34. gpe1: gpe1 {
  35. gpio-controller;
  36. #gpio-cells = <2>;
  37. };
  38. gpf0: gpf0 {
  39. gpio-controller;
  40. #gpio-cells = <2>;
  41. };
  42. gpf1: gpf1 {
  43. gpio-controller;
  44. #gpio-cells = <2>;
  45. };
  46. gpf2: gpf2 {
  47. gpio-controller;
  48. #gpio-cells = <2>;
  49. };
  50. gpf3: gpf3 {
  51. gpio-controller;
  52. #gpio-cells = <2>;
  53. };
  54. gpg0: gpg0 {
  55. gpio-controller;
  56. #gpio-cells = <2>;
  57. };
  58. gpg1: gpg1 {
  59. gpio-controller;
  60. #gpio-cells = <2>;
  61. };
  62. gpg2: gpg2 {
  63. gpio-controller;
  64. #gpio-cells = <2>;
  65. };
  66. gpg3: gpg3 {
  67. gpio-controller;
  68. #gpio-cells = <2>;
  69. };
  70. gpi: gpi {
  71. gpio-controller;
  72. #gpio-cells = <2>;
  73. };
  74. gpj0: gpj0 {
  75. gpio-controller;
  76. #gpio-cells = <2>;
  77. };
  78. gpj1: gpj1 {
  79. gpio-controller;
  80. #gpio-cells = <2>;
  81. };
  82. gpj2: gpj2 {
  83. gpio-controller;
  84. #gpio-cells = <2>;
  85. };
  86. gpj3: gpj3 {
  87. gpio-controller;
  88. #gpio-cells = <2>;
  89. };
  90. gpj4: gpj4 {
  91. gpio-controller;
  92. #gpio-cells = <2>;
  93. };
  94. gpk0: gpk0 {
  95. gpio-controller;
  96. #gpio-cells = <2>;
  97. };
  98. gpk1: gpk1 {
  99. gpio-controller;
  100. #gpio-cells = <2>;
  101. };
  102. gpk2: gpk2 {
  103. gpio-controller;
  104. #gpio-cells = <2>;
  105. };
  106. gpk3: gpk3 {
  107. gpio-controller;
  108. #gpio-cells = <2>;
  109. };
  110. gpl0: gpl0 {
  111. gpio-controller;
  112. #gpio-cells = <2>;
  113. };
  114. gpl1: gpl1 {
  115. gpio-controller;
  116. #gpio-cells = <2>;
  117. };
  118. gpl2: gpl2 {
  119. gpio-controller;
  120. #gpio-cells = <2>;
  121. };
  122. gpl3: gpl3 {
  123. gpio-controller;
  124. #gpio-cells = <2>;
  125. };
  126. gpl4: gpl4 {
  127. gpio-controller;
  128. #gpio-cells = <2>;
  129. };
  130. gph0: gph0 {
  131. gpio-controller;
  132. #gpio-cells = <2>;
  133. };
  134. gph1: gph1 {
  135. gpio-controller;
  136. #gpio-cells = <2>;
  137. };
  138. gph2: gph2 {
  139. gpio-controller;
  140. #gpio-cells = <2>;
  141. };
  142. gph3: gph3 {
  143. gpio-controller;
  144. #gpio-cells = <2>;
  145. };
  146. };
  147. };