imx7-colibri.dts 1.9 KB

12345678910111213141516171819202122232425262728293031323334353637383940414243444546474849505152535455565758596061626364656667686970717273747576777879808182838485868788899091929394959697
  1. /*
  2. * Copyright 2016 Toradex AG
  3. *
  4. * SPDX-License-Identifier: GPL-2.0+ or X11
  5. */
  6. /dts-v1/;
  7. #include <dt-bindings/gpio/gpio.h>
  8. #include "imx7.dtsi"
  9. / {
  10. model = "Toradex Colibri iMX7S/D";
  11. compatible = "toradex,imx7-colibri", "fsl,imx7";
  12. chosen {
  13. stdout-path = &uart1;
  14. };
  15. };
  16. &i2c1 {
  17. pinctrl-names = "default", "gpio";
  18. pinctrl-0 = <&pinctrl_i2c1>;
  19. pinctrl-1 = <&pinctrl_i2c1_gpio>;
  20. sda-gpios = <&gpio1 5 GPIO_ACTIVE_LOW>;
  21. scl-gpios = <&gpio1 4 GPIO_ACTIVE_LOW>;
  22. status = "okay";
  23. rn5t567@33 {
  24. compatible = "ricoh,rn5t567";
  25. reg = <0x33>;
  26. };
  27. };
  28. &i2c4 {
  29. pinctrl-names = "default", "gpio";
  30. pinctrl-0 = <&pinctrl_i2c4>;
  31. pinctrl-1 = <&pinctrl_i2c4_gpio>;
  32. sda-gpios = <&gpio7 9 GPIO_ACTIVE_LOW>;
  33. scl-gpios = <&gpio7 8 GPIO_ACTIVE_LOW>;
  34. status = "okay";
  35. };
  36. &uart1 {
  37. pinctrl-names = "default";
  38. pinctrl-0 = <&pinctrl_uart1 &pinctrl_uart1_ctrl1>;
  39. uart-has-rtscts;
  40. fsl,dte-mode;
  41. status = "okay";
  42. };
  43. &iomuxc {
  44. pinctrl_i2c4: i2c4-grp {
  45. fsl,pins = <
  46. MX7D_PAD_ENET1_RGMII_TD3__I2C4_SDA 0x4000007f
  47. MX7D_PAD_ENET1_RGMII_TD2__I2C4_SCL 0x4000007f
  48. >;
  49. };
  50. pinctrl_i2c4_gpio: i2c4-gpio-grp {
  51. fsl,pins = <
  52. MX7D_PAD_ENET1_RGMII_TD3__GPIO7_IO9 0x4000007f
  53. MX7D_PAD_ENET1_RGMII_TD2__GPIO7_IO8 0x4000007f
  54. >;
  55. };
  56. pinctrl_uart1: uart1-grp {
  57. fsl,pins = <
  58. MX7D_PAD_UART1_TX_DATA__UART1_DTE_RX 0x79
  59. MX7D_PAD_UART1_RX_DATA__UART1_DTE_TX 0x79
  60. MX7D_PAD_SAI2_TX_BCLK__UART1_DTE_CTS 0x79
  61. MX7D_PAD_SAI2_TX_SYNC__UART1_DTE_RTS 0x79
  62. >;
  63. };
  64. pinctrl_uart1_ctrl1: uart1-ctrl1-grp {
  65. fsl,pins = <
  66. MX7D_PAD_SD2_DATA1__GPIO5_IO15 0x14 /* DCD */
  67. MX7D_PAD_SD2_DATA0__GPIO5_IO14 0x14 /* DTR */
  68. >;
  69. };
  70. };
  71. &iomuxc_lpsr {
  72. pinctrl_i2c1: i2c1-grp {
  73. fsl,pins = <
  74. MX7D_PAD_GPIO1_IO05__I2C1_SDA 0x4000007f
  75. MX7D_PAD_GPIO1_IO04__I2C1_SCL 0x4000007f
  76. >;
  77. };
  78. pinctrl_i2c1_gpio: i2c1-gpio-grp {
  79. fsl,pins = <
  80. MX7D_PAD_GPIO1_IO05__GPIO1_IO5 0x4000007f
  81. MX7D_PAD_GPIO1_IO04__GPIO1_IO4 0x4000007f
  82. >;
  83. };
  84. };