fsl-ls1046a-qds.dtsi 1.3 KB

123456789101112131415161718192021222324252627282930313233343536373839404142434445464748495051525354555657585960616263646566676869707172737475767778798081
  1. /*
  2. * Device Tree Include file for Freescale Layerscape-1046A family SoC.
  3. *
  4. * Copyright (C) 2016, Freescale Semiconductor
  5. *
  6. * Mingkai Hu <Mingkai.hu@nxp.com>
  7. *
  8. * This file is licensed under the terms of the GNU General Public
  9. * License version 2. This program is licensed "as is" without any
  10. * warranty of any kind, whether express or implied.
  11. */
  12. /include/ "fsl-ls1046a.dtsi"
  13. / {
  14. model = "LS1046A QDS Board";
  15. aliases {
  16. spi0 = &qspi;
  17. spi1 = &dspi0;
  18. };
  19. };
  20. &dspi0 {
  21. bus-num = <0>;
  22. status = "okay";
  23. dflash0: n25q128a {
  24. #address-cells = <1>;
  25. #size-cells = <1>;
  26. compatible = "spi-flash";
  27. spi-max-frequency = <1000000>; /* input clock */
  28. spi-cpol;
  29. spi-cpha;
  30. reg = <0>;
  31. };
  32. dflash1: sst25wf040b {
  33. #address-cells = <1>;
  34. #size-cells = <1>;
  35. compatible = "spi-flash";
  36. spi-max-frequency = <3500000>;
  37. spi-cpol;
  38. spi-cpha;
  39. reg = <1>;
  40. };
  41. dflash2: en25s64 {
  42. #address-cells = <1>;
  43. #size-cells = <1>;
  44. compatible = "spi-flash";
  45. spi-max-frequency = <3500000>;
  46. spi-cpol;
  47. spi-cpha;
  48. reg = <2>;
  49. };
  50. };
  51. &qspi {
  52. bus-num = <0>;
  53. status = "okay";
  54. qflash0: s25fl128s@0 {
  55. #address-cells = <1>;
  56. #size-cells = <1>;
  57. compatible = "spi-flash";
  58. spi-max-frequency = <20000000>;
  59. reg = <0>;
  60. };
  61. };
  62. &duart0 {
  63. status = "okay";
  64. };
  65. &duart1 {
  66. status = "okay";
  67. };
  68. &lpuart0 {
  69. status = "okay";
  70. };