exynos5250-spring.dts 15 KB

123456789101112131415161718192021222324252627282930313233343536373839404142434445464748495051525354555657585960616263646566676869707172737475767778798081828384858687888990919293949596979899100101102103104105106107108109110111112113114115116117118119120121122123124125126127128129130131132133134135136137138139140141142143144145146147148149150151152153154155156157158159160161162163164165166167168169170171172173174175176177178179180181182183184185186187188189190191192193194195196197198199200201202203204205206207208209210211212213214215216217218219220221222223224225226227228229230231232233234235236237238239240241242243244245246247248249250251252253254255256257258259260261262263264265266267268269270271272273274275276277278279280281282283284285286287288289290291292293294295296297298299300301302303304305306307308309310311312313314315316317318319320321322323324325326327328329330331332333334335336337338339340341342343344345346347348349350351352353354355356357358359360361362363364365366367368369370371372373374375376377378379380381382383384385386387388389390391392393394395396397398399400401402403404405406407408409410411412413414415416417418419420421422423424425426427428429430431432433434435436437438439440441442443444445446447448449450451452453454455456457458459460461462463464465466467468469470471472473474475476477478479480481482483484485486487488489490491492493494495496497498499500501502503504505506507508509510511512513514515516517518519520521522523524525526527528529530531532533534535536537538539540541542543544545546547548549550551552553554555556557558559560561562563564565566567568569570571572573574575576577578579580581582583584585586587588589590591592593594595596597598599600601602603604605606607608609610611612613614615616617618619620621622623624625626627628629630631632633634635636637638639640641642643644645646647648649
  1. /*
  2. * Google Spring board device tree source
  3. *
  4. * Copyright (c) 2013 Google, Inc
  5. * Copyright (c) 2014 SUSE LINUX Products GmbH
  6. *
  7. * SPDX-License-Identifier: GPL-2.0
  8. */
  9. /dts-v1/;
  10. #include <dt-bindings/gpio/gpio.h>
  11. #include <dt-bindings/interrupt-controller/irq.h>
  12. #include <dt-bindings/input/input.h>
  13. #include "exynos5250.dtsi"
  14. / {
  15. model = "Google Spring";
  16. compatible = "google,spring", "samsung,exynos5250", "samsung,exynos5";
  17. aliases {
  18. i2c0 = "/i2c@12C60000";
  19. i2c1 = "/i2c@12C70000";
  20. i2c2 = "/i2c@12C80000";
  21. i2c3 = "/i2c@12C90000";
  22. i2c4 = "/i2c@12CA0000";
  23. i2c5 = "/i2c@12CB0000";
  24. i2c6 = "/i2c@12CC0000";
  25. i2c7 = "/i2c@12CD0000";
  26. i2c104 = &cros_ec_ldo_tunnel;
  27. spi0 = "/spi@12d20000";
  28. spi1 = "/spi@12d30000";
  29. spi2 = "/spi@12d40000";
  30. spi3 = "/spi@131a0000";
  31. spi4 = "/spi@131b0000";
  32. mmc0 = "/mmc@12000000";
  33. serial0 = "/serial@12C30000";
  34. console = "/serial@12C30000";
  35. i2s = "/sound@3830000";
  36. };
  37. memory {
  38. reg = <0x40000000 0x80000000>;
  39. };
  40. flash@0 {
  41. spl { /* spl size override */
  42. size = <0x8000>;
  43. };
  44. };
  45. chosen {
  46. bootargs = "console=tty1";
  47. stdout-path = "serial3:115200n8";
  48. };
  49. board-rev {
  50. compatible = "google,board-revision";
  51. google,board-rev-gpios = <&gpy4 0 0>, <&gpy4 1 0>,
  52. <&gpy4 2 0>;
  53. };
  54. i2c@12C90000 {
  55. clock-frequency = <100000>;
  56. tpm@20 {
  57. reg = <0x20>;
  58. compatible = "infineon,slb9645tt";
  59. };
  60. };
  61. mmc@12200000 {
  62. samsung,bus-width = <8>;
  63. samsung,timing = <1 3 3>;
  64. samsung,removable = <0>;
  65. };
  66. mmc@12210000 {
  67. status = "disabled";
  68. };
  69. mmc@12220000 {
  70. /* MMC2 pins are used as GPIO for eDP bridge */
  71. status = "disabled";
  72. };
  73. mmc@12230000 {
  74. status = "disabled";
  75. };
  76. ehci@12110000 {
  77. samsung,vbus-gpio = <&gpx1 1 GPIO_ACTIVE_HIGH>;
  78. status = "okay";
  79. };
  80. xhci@12000000 {
  81. samsung,vbus-gpio = <&gpx2 7 GPIO_ACTIVE_HIGH>;
  82. };
  83. spi@12d30000 {
  84. spi-max-frequency = <50000000>;
  85. firmware_storage_spi: flash@0 {
  86. compatible = "spi-flash";
  87. reg = <0>;
  88. };
  89. };
  90. tmu@10060000 {
  91. samsung,min-temp = <25>;
  92. samsung,max-temp = <125>;
  93. samsung,start-warning = <95>;
  94. samsung,start-tripping = <105>;
  95. samsung,hw-tripping = <110>;
  96. samsung,efuse-min-value = <40>;
  97. samsung,efuse-value = <55>;
  98. samsung,efuse-max-value = <100>;
  99. samsung,slope = <274761730>;
  100. samsung,dc-value = <25>;
  101. };
  102. fimd@14400000 {
  103. samsung,vl-freq = <60>;
  104. samsung,vl-col = <1366>;
  105. samsung,vl-row = <768>;
  106. samsung,vl-width = <1366>;
  107. samsung,vl-height = <768>;
  108. samsung,vl-clkp;
  109. samsung,vl-dp;
  110. samsung,vl-hsp;
  111. samsung,vl-vsp;
  112. samsung,vl-bpix = <4>;
  113. samsung,vl-hspw = <32>;
  114. samsung,vl-hbpd = <80>;
  115. samsung,vl-hfpd = <48>;
  116. samsung,vl-vspw = <5>;
  117. samsung,vl-vbpd = <14>;
  118. samsung,vl-vfpd = <3>;
  119. samsung,vl-cmd-allow-len = <0xf>;
  120. samsung,winid = <0>;
  121. samsung,interface-mode = <1>;
  122. samsung,dp-enabled = <1>;
  123. samsung,dual-lcd-enabled = <0>;
  124. };
  125. dp@145b0000 {
  126. samsung,lt-status = <0>;
  127. samsung,master-mode = <0>;
  128. samsung,bist-mode = <0>;
  129. samsung,bist-pattern = <0>;
  130. samsung,h-sync-polarity = <0>;
  131. samsung,v-sync-polarity = <0>;
  132. samsung,interlaced = <0>;
  133. samsung,color-space = <0>;
  134. samsung,dynamic-range = <0>;
  135. samsung,ycbcr-coeff = <0>;
  136. samsung,color-depth = <1>;
  137. };
  138. backlight: backlight {
  139. compatible = "pwm-backlight";
  140. pwms = <&pwm 0 1000000 0>;
  141. brightness-levels = <0 100 500 1000 1500 2000 2500 2800>;
  142. default-brightness-level = <1>;
  143. enable-gpios = <&gpx3 0 GPIO_ACTIVE_HIGH>;
  144. power-supply = <&fet1>;
  145. };
  146. panel: panel {
  147. compatible = "auo,b116xw03";
  148. power-supply = <&fet6>;
  149. backlight = <&backlight>;
  150. port {
  151. panel_in: endpoint {
  152. remote-endpoint = <&bridge_out>;
  153. };
  154. };
  155. };
  156. };
  157. &i2c_0 {
  158. status = "okay";
  159. samsung,i2c-sda-delay = <100>;
  160. samsung,i2c-max-bus-freq = <378000>;
  161. s5m8767-pmic@66 {
  162. compatible = "samsung,s5m8767-pmic";
  163. reg = <0x66>;
  164. interrupt-parent = <&gpx3>;
  165. wakeup-source;
  166. s5m8767,pmic-buck-dvs-gpios = <&gpd1 0 GPIO_ACTIVE_LOW>, /* DVS1 */
  167. <&gpd1 1 GPIO_ACTIVE_LOW>, /* DVS2 */
  168. <&gpd1 2 GPIO_ACTIVE_LOW>; /* DVS3 */
  169. s5m8767,pmic-buck-ds-gpios = <&gpx2 3 GPIO_ACTIVE_LOW>, /* SET1 */
  170. <&gpx2 4 GPIO_ACTIVE_LOW>, /* SET2 */
  171. <&gpx2 5 GPIO_ACTIVE_LOW>; /* SET3 */
  172. /*
  173. * The following arrays of DVS voltages are not used, since we are
  174. * not using GPIOs to control PMIC bucks, but they must be defined
  175. * to please the driver.
  176. */
  177. s5m8767,pmic-buck2-dvs-voltage = <1350000>, <1300000>,
  178. <1250000>, <1200000>,
  179. <1150000>, <1100000>,
  180. <1000000>, <950000>;
  181. s5m8767,pmic-buck3-dvs-voltage = <1100000>, <1100000>,
  182. <1100000>, <1100000>,
  183. <1000000>, <1000000>,
  184. <1000000>, <1000000>;
  185. s5m8767,pmic-buck4-dvs-voltage = <1200000>, <1200000>,
  186. <1200000>, <1200000>,
  187. <1200000>, <1200000>,
  188. <1200000>, <1200000>;
  189. clocks {
  190. compatible = "samsung,s5m8767-clk";
  191. #clock-cells = <1>;
  192. clock-output-names = "en32khz_ap",
  193. "en32khz_cp",
  194. "en32khz_bt";
  195. };
  196. regulators {
  197. ldo4_reg: LDO4 {
  198. regulator-name = "P1.0V_LDO_OUT4";
  199. regulator-min-microvolt = <1000000>;
  200. regulator-max-microvolt = <1000000>;
  201. regulator-always-on;
  202. op_mode = <0>;
  203. };
  204. ldo5_reg: LDO5 {
  205. regulator-name = "P1.8V_LDO_OUT5";
  206. regulator-min-microvolt = <1800000>;
  207. regulator-max-microvolt = <1800000>;
  208. regulator-always-on;
  209. op_mode = <0>;
  210. };
  211. ldo6_reg: LDO6 {
  212. regulator-name = "vdd_mydp";
  213. regulator-min-microvolt = <1200000>;
  214. regulator-max-microvolt = <1200000>;
  215. regulator-always-on;
  216. op_mode = <3>;
  217. };
  218. ldo7_reg: LDO7 {
  219. regulator-name = "P1.1V_LDO_OUT7";
  220. regulator-min-microvolt = <1100000>;
  221. regulator-max-microvolt = <1100000>;
  222. regulator-always-on;
  223. op_mode = <3>;
  224. };
  225. ldo8_reg: LDO8 {
  226. regulator-name = "P1.0V_LDO_OUT8";
  227. regulator-min-microvolt = <1000000>;
  228. regulator-max-microvolt = <1000000>;
  229. regulator-always-on;
  230. op_mode = <3>;
  231. };
  232. ldo10_reg: LDO10 {
  233. regulator-name = "P1.8V_LDO_OUT10";
  234. regulator-min-microvolt = <1800000>;
  235. regulator-max-microvolt = <1800000>;
  236. regulator-always-on;
  237. op_mode = <3>;
  238. };
  239. ldo11_reg: LDO11 {
  240. regulator-name = "P1.8V_LDO_OUT11";
  241. regulator-min-microvolt = <1800000>;
  242. regulator-max-microvolt = <1800000>;
  243. regulator-always-on;
  244. op_mode = <0>;
  245. };
  246. ldo12_reg: LDO12 {
  247. regulator-name = "P3.0V_LDO_OUT12";
  248. regulator-min-microvolt = <3000000>;
  249. regulator-max-microvolt = <3000000>;
  250. regulator-always-on;
  251. op_mode = <3>;
  252. };
  253. ldo13_reg: LDO13 {
  254. regulator-name = "P1.8V_LDO_OUT13";
  255. regulator-min-microvolt = <1800000>;
  256. regulator-max-microvolt = <1800000>;
  257. regulator-always-on;
  258. op_mode = <0>;
  259. };
  260. ldo14_reg: LDO14 {
  261. regulator-name = "P1.8V_LDO_OUT14";
  262. regulator-min-microvolt = <1800000>;
  263. regulator-max-microvolt = <1800000>;
  264. regulator-always-on;
  265. op_mode = <3>;
  266. };
  267. ldo15_reg: LDO15 {
  268. regulator-name = "P1.0V_LDO_OUT15";
  269. regulator-min-microvolt = <1000000>;
  270. regulator-max-microvolt = <1000000>;
  271. regulator-always-on;
  272. op_mode = <3>;
  273. };
  274. ldo16_reg: LDO16 {
  275. regulator-name = "P1.8V_LDO_OUT16";
  276. regulator-min-microvolt = <1800000>;
  277. regulator-max-microvolt = <1800000>;
  278. regulator-always-on;
  279. op_mode = <3>;
  280. };
  281. ldo17_reg: LDO17 {
  282. regulator-name = "P1.2V_LDO_OUT17";
  283. regulator-min-microvolt = <1200000>;
  284. regulator-max-microvolt = <1200000>;
  285. regulator-always-on;
  286. op_mode = <0>;
  287. };
  288. ldo25_reg: LDO25 {
  289. regulator-name = "vdd_bridge";
  290. regulator-min-microvolt = <1200000>;
  291. regulator-max-microvolt = <1200000>;
  292. regulator-always-on;
  293. op_mode = <1>;
  294. };
  295. buck1_reg: BUCK1 {
  296. regulator-name = "vdd_mif";
  297. regulator-min-microvolt = <950000>;
  298. regulator-max-microvolt = <1300000>;
  299. regulator-always-on;
  300. regulator-boot-on;
  301. op_mode = <3>;
  302. };
  303. buck2_reg: BUCK2 {
  304. regulator-name = "vdd_arm";
  305. regulator-min-microvolt = <850000>;
  306. regulator-max-microvolt = <1350000>;
  307. regulator-always-on;
  308. regulator-boot-on;
  309. op_mode = <3>;
  310. };
  311. buck3_reg: BUCK3 {
  312. regulator-name = "vdd_int";
  313. regulator-min-microvolt = <900000>;
  314. regulator-max-microvolt = <1200000>;
  315. regulator-always-on;
  316. regulator-boot-on;
  317. op_mode = <3>;
  318. };
  319. buck4_reg: BUCK4 {
  320. regulator-name = "vdd_g3d";
  321. regulator-min-microvolt = <850000>;
  322. regulator-max-microvolt = <1300000>;
  323. regulator-boot-on;
  324. op_mode = <3>;
  325. };
  326. buck5_reg: BUCK5 {
  327. regulator-name = "P1.8V_BUCK_OUT5";
  328. regulator-min-microvolt = <1800000>;
  329. regulator-max-microvolt = <1800000>;
  330. regulator-always-on;
  331. regulator-boot-on;
  332. op_mode = <1>;
  333. };
  334. buck6_reg: BUCK6 {
  335. regulator-name = "P1.2V_BUCK_OUT6";
  336. regulator-min-microvolt = <2050000>;
  337. regulator-max-microvolt = <2050000>;
  338. regulator-always-on;
  339. regulator-boot-on;
  340. op_mode = <0>;
  341. };
  342. buck9_reg: BUCK9 {
  343. regulator-name = "vdd_ummc";
  344. regulator-min-microvolt = <950000>;
  345. regulator-max-microvolt = <3000000>;
  346. regulator-always-on;
  347. regulator-boot-on;
  348. op_mode = <3>;
  349. };
  350. };
  351. };
  352. };
  353. &dp {
  354. status = "okay";
  355. samsung,color-space = <0>;
  356. samsung,dynamic-range = <0>;
  357. samsung,ycbcr-coeff = <0>;
  358. samsung,color-depth = <1>;
  359. samsung,link-rate = <0x0a>;
  360. samsung,lane-count = <1>;
  361. samsung,hpd-gpio = <&gpc3 0 GPIO_ACTIVE_HIGH>;
  362. ports {
  363. port@0 {
  364. dp_out: endpoint {
  365. remote-endpoint = <&bridge_in>;
  366. };
  367. };
  368. };
  369. };
  370. &i2c_1 {
  371. status = "okay";
  372. samsung,i2c-sda-delay = <100>;
  373. samsung,i2c-max-bus-freq = <378000>;
  374. };
  375. &i2c_2 {
  376. status = "okay";
  377. samsung,i2c-sda-delay = <100>;
  378. samsung,i2c-max-bus-freq = <66000>;
  379. };
  380. &i2c_3 {
  381. status = "okay";
  382. samsung,i2c-sda-delay = <100>;
  383. samsung,i2c-max-bus-freq = <66000>;
  384. };
  385. &i2c_4 {
  386. status = "okay";
  387. samsung,i2c-sda-delay = <100>;
  388. samsung,i2c-max-bus-freq = <66000>;
  389. clock-frequency = <66000>;
  390. cros_ec: embedded-controller {
  391. compatible = "google,cros-ec-i2c";
  392. reg = <0x1e>;
  393. interrupts = <6 IRQ_TYPE_NONE>;
  394. interrupt-parent = <&gpx1>;
  395. wakeup-source;
  396. u-boot,i2c-offset-len = <0>;
  397. ec-interrupt = <&gpx1 6 GPIO_ACTIVE_LOW>;
  398. cros_ec_ldo_tunnel: cros-ec-ldo-tunnel {
  399. compatible = "google,cros-ec-ldo-tunnel";
  400. #address-cells = <1>;
  401. #size-cells = <0>;
  402. power-regulator {
  403. compatible = "ti,tps65090";
  404. reg = <0x48>;
  405. regulators {
  406. dcdc1 {
  407. ti,enable-ext-control;
  408. };
  409. dcdc2 {
  410. ti,enable-ext-control;
  411. };
  412. dcdc3 {
  413. ti,enable-ext-control;
  414. };
  415. fet1: fet1 {
  416. regulator-name = "vcd_led";
  417. ti,overcurrent-wait = <3>;
  418. };
  419. tps65090_fet2: fet2 {
  420. regulator-name = "video_mid";
  421. regulator-always-on;
  422. ti,overcurrent-wait = <3>;
  423. };
  424. fet3 {
  425. regulator-name = "wwan_r";
  426. regulator-always-on;
  427. ti,overcurrent-wait = <3>;
  428. };
  429. fet4 {
  430. regulator-name = "sdcard";
  431. ti,overcurrent-wait = <3>;
  432. };
  433. fet5 {
  434. regulator-name = "camout";
  435. regulator-always-on;
  436. ti,overcurrent-wait = <3>;
  437. };
  438. fet6: fet6 {
  439. regulator-name = "lcd_vdd";
  440. ti,overcurrent-wait = <3>;
  441. };
  442. tps65090_fet7: fet7 {
  443. regulator-name = "video_mid_1a";
  444. regulator-always-on;
  445. ti,overcurrent-wait = <3>;
  446. };
  447. ldo1 {
  448. };
  449. ldo2 {
  450. };
  451. };
  452. };
  453. };
  454. };
  455. };
  456. &i2c_5 {
  457. status = "okay";
  458. samsung,i2c-sda-delay = <100>;
  459. samsung,i2c-max-bus-freq = <66000>;
  460. };
  461. &i2c_7 {
  462. status = "okay";
  463. samsung,i2c-sda-delay = <100>;
  464. samsung,i2c-max-bus-freq = <66000>;
  465. ps8622-bridge@8 {
  466. compatible = "parade,ps8622";
  467. reg = <0x8>;
  468. sleep-gpios = <&gpc3 6 GPIO_ACTIVE_LOW>;
  469. reset-gpios = <&gpc3 1 GPIO_ACTIVE_LOW>;
  470. hotplug-gpios = <&gpc3 0 GPIO_ACTIVE_HIGH>;
  471. power-supply = <&ldo6_reg>;
  472. parade,regs = /bits/ 8 <
  473. 0x02 0xa1 0x01 /* HPD low */
  474. /*
  475. * SW setting: [1:0] SW output 1.2V voltage is
  476. * lower to 96%
  477. */
  478. 0x04 0x14 0x01
  479. /* RCO SS setting: [5:4] = b01 0.5%, b10 1%, b11 1.5% */
  480. 0x04 0xe3 0x20
  481. 0x04 0xe2 0x80 /* [7] RCO SS enable */
  482. /*
  483. * RPHY Setting: [3:2] CDR tune wait cycle before
  484. * measure for fine tune b00: 1us,
  485. * 01: 0.5us, 10:2us, 11:4us
  486. */
  487. 0x04 0x8a 0x0c
  488. 0x04 0x89 0x08 /* [3] RFD always on */
  489. /*
  490. * CTN lock in/out: 20000ppm/80000ppm. Lock out 2 times
  491. */
  492. 0x04 0x71 0x2d
  493. /* 2.7G CDR settings */
  494. 0x04 0x7d 0x07 /* NOF=40LSB for HBR CDR setting */
  495. 0x04 0x7b 0x00 /* [1:0] Fmin=+4bands */
  496. 0x04 0x7a 0xfd /* [7:5] DCO_FTRNG=+-40% */
  497. /*
  498. * 1.62G CDR settings:
  499. * [5:2]NOF=64LSB [1:0]DCO scale is 2/5
  500. */
  501. 0x04 0xc0 0x12
  502. 0x04 0xc1 0x92 /* Gitune=-37% */
  503. 0x04 0xc2 0x1c /* Fbstep=100% */
  504. 0x04 0x32 0x80 /* [7] LOS signal disable */
  505. /* RPIO Setting */
  506. /* [7:4] LVDS driver bias current 75% (250mV swing) */
  507. 0x04 0x00 0xb0
  508. /* [7:6] Right-bar GPIO output strength is 8mA */
  509. 0x04 0x15 0x40
  510. /* EQ Training State Machine Setting */
  511. 0x04 0x54 0x10 /* RCO calibration start */
  512. /* [4:0] MAX_LANE_COUNT set to one lane */
  513. 0x01 0x02 0x81
  514. /* [4:0] LANE_COUNT_SET set to one lane */
  515. 0x01 0x21 0x81
  516. 0x00 0x52 0x20
  517. 0x00 0xf1 0x03 /* HPD CP toggle enable */
  518. 0x00 0x62 0x41
  519. /* Counter number add 1ms counter delay */
  520. 0x00 0xf6 0x01
  521. /*
  522. * [6]PWM function control by DPCD0040f[7], default
  523. * is PWM block always works
  524. */
  525. 0x00 0x77 0x06
  526. 0x00 0x4c 0x04
  527. /*
  528. * 04h Adjust VTotal tolerance to fix the 30Hz no-
  529. * display issue
  530. * DPCD00400='h00 Parade OUI = 'h001cf8
  531. */
  532. 0x01 0xc0 0x00
  533. 0x01 0xc1 0x1c /* DPCD00401='h1c */
  534. 0x01 0xc2 0xf8 /* DPCD00402='hf8 */
  535. /* DPCD403~408 = ASCII code D2SLV5='h4432534c5635 */
  536. 0x01 0xc3 0x44
  537. 0x01 0xc4 0x32 /* DPCD404 */
  538. 0x01 0xc5 0x53 /* DPCD405 */
  539. 0x01 0xc6 0x4c /* DPCD406 */
  540. 0x01 0xc7 0x56 /* DPCD407 */
  541. 0x01 0xc8 0x35 /* DPCD408 */
  542. /* DPCD40A Initial Code major revision '01' */
  543. 0x01 0xca 0x01
  544. /* DPCD40B Initial Code minor revision '05' */
  545. 0x01 0xcb 0x05
  546. 0x01 0xa5 0xa0 /* DPCD720, Select internal PWM */
  547. /*
  548. * 0xff for 100% PWM of brightness, 0h for 0% brightness
  549. */
  550. 0x01 0xa7 0x00
  551. /*
  552. * Set LVDS output as 6bit-VESA mapping, single LVDS
  553. * channel
  554. */
  555. 0x01 0xcc 0x13
  556. 0x02 0xb1 0x20 /* Enable SSC set by register */
  557. /* Set SSC enabled and +/-1% central spreading */
  558. 0x04 0x10 0x16
  559. 0x04 0x59 0x60 /* MPU Clock source: LC => RCO */
  560. 0x04 0x54 0x14 /* LC -> RCO */
  561. 0x02 0xa1 0x91>; /* HPD high */
  562. ports {
  563. port@0 {
  564. bridge_out: endpoint {
  565. remote-endpoint = <&panel_in>;
  566. };
  567. };
  568. port@1 {
  569. bridge_in: endpoint {
  570. remote-endpoint = <&dp_out>;
  571. };
  572. };
  573. };
  574. };
  575. soundcodec@20 {
  576. reg = <0x20>;
  577. compatible = "maxim,max98088-codec";
  578. };
  579. };
  580. #include "cros-ec-keyboard.dtsi"