dra74x.dtsi 1.9 KB

123456789101112131415161718192021222324252627282930313233343536373839404142434445464748495051525354555657585960616263646566676869707172737475767778798081828384858687888990
  1. /*
  2. * Copyright (C) 2014 Texas Instruments Incorporated - http://www.ti.com/
  3. *
  4. * This program is free software; you can redistribute it and/or modify
  5. * it under the terms of the GNU General Public License version 2 as
  6. * published by the Free Software Foundation.
  7. * Based on "omap4.dtsi"
  8. */
  9. #include "dra7.dtsi"
  10. / {
  11. compatible = "ti,dra742", "ti,dra74", "ti,dra7";
  12. cpus {
  13. #address-cells = <1>;
  14. #size-cells = <0>;
  15. cpu0: cpu@0 {
  16. device_type = "cpu";
  17. compatible = "arm,cortex-a15";
  18. reg = <0>;
  19. operating-points = <
  20. /* kHz uV */
  21. 1000000 1060000
  22. 1176000 1160000
  23. >;
  24. clocks = <&dpll_mpu_ck>;
  25. clock-names = "cpu";
  26. clock-latency = <300000>; /* From omap-cpufreq driver */
  27. /* cooling options */
  28. cooling-min-level = <0>;
  29. cooling-max-level = <2>;
  30. #cooling-cells = <2>; /* min followed by max */
  31. };
  32. cpu@1 {
  33. device_type = "cpu";
  34. compatible = "arm,cortex-a15";
  35. reg = <1>;
  36. };
  37. };
  38. pmu {
  39. compatible = "arm,cortex-a15-pmu";
  40. interrupt-parent = <&wakeupgen>;
  41. interrupts = <GIC_SPI 131 IRQ_TYPE_LEVEL_HIGH>,
  42. <GIC_SPI 132 IRQ_TYPE_LEVEL_HIGH>;
  43. };
  44. ocp {
  45. omap_dwc3_4: omap_dwc3_4@48940000 {
  46. compatible = "ti,dwc3";
  47. ti,hwmods = "usb_otg_ss4";
  48. reg = <0x48940000 0x10000>;
  49. interrupts = <GIC_SPI 346 IRQ_TYPE_LEVEL_HIGH>;
  50. #address-cells = <1>;
  51. #size-cells = <1>;
  52. utmi-mode = <2>;
  53. ranges;
  54. status = "disabled";
  55. usb4: usb@48950000 {
  56. compatible = "snps,dwc3";
  57. reg = <0x48950000 0x17000>;
  58. interrupts = <GIC_SPI 345 IRQ_TYPE_LEVEL_HIGH>;
  59. tx-fifo-resize;
  60. maximum-speed = "high-speed";
  61. dr_mode = "otg";
  62. };
  63. };
  64. };
  65. };
  66. &dss {
  67. reg = <0x58000000 0x80>,
  68. <0x58004054 0x4>,
  69. <0x58004300 0x20>,
  70. <0x58005054 0x4>,
  71. <0x58005300 0x20>;
  72. reg-names = "dss", "pll1_clkctrl", "pll1",
  73. "pll2_clkctrl", "pll2";
  74. clocks = <&dss_dss_clk>,
  75. <&dss_video1_clk>,
  76. <&dss_video2_clk>;
  77. clock-names = "fck", "video1_clk", "video2_clk";
  78. };