at91sam9g45-gurnard.dts 2.9 KB

123456789101112131415161718192021222324252627282930313233343536373839404142434445464748495051525354555657585960616263646566676869707172737475767778798081828384858687888990919293949596979899100101102103104105106107108109110111112113114115116117118119120121122123124125126127128129130131132133134135136137138139140141142143144145146147148149150151152153154155156157
  1. /*
  2. * at91sam9g20ek.dts - Device Tree file for Atmel at91sam9g20ek board
  3. *
  4. * Copyright (C) 2012 Jean-Christophe PLAGNIOL-VILLARD <plagnioj@jcrosoft.com>
  5. *
  6. * Licensed under GPLv2.
  7. */
  8. /dts-v1/;
  9. #include "at91sam9g45.dtsi"
  10. / {
  11. model = "Bluewater Systems Gurnard";
  12. compatible = "atmel,at91sam9g45", "atmel,at91sam9";
  13. chosen {
  14. bootargs = "mem=64M root=/dev/mtdblock5 rw rootfstype=ubifs";
  15. stdout-path = "serial0:115200n8";
  16. };
  17. memory {
  18. reg = <0x20000000 0x8000000>;
  19. };
  20. clocks {
  21. slow_xtal {
  22. clock-frequency = <32768>;
  23. };
  24. main_xtal {
  25. clock-frequency = <18432000>;
  26. };
  27. };
  28. ahb {
  29. u-boot,dm-pre-reloc;
  30. fb@0x00500000 {
  31. u-boot,dm-pre-reloc;
  32. status = "okay";
  33. display-timings {
  34. rev1 {
  35. clock-frequency = <4166666>;
  36. hactive = <480>;
  37. vactive = <272>;
  38. hfront-porch = <1>;
  39. hback-porch = <1>;
  40. hsync-len = <1>;
  41. vback-porch = <4>;
  42. vfront-porch = <2>;
  43. vsync-len = <1>;
  44. hsync-active = <0>;
  45. vsync-active = <0>;
  46. };
  47. rev2 {
  48. clock-frequency = <4166666>;
  49. hactive = <480>;
  50. vactive = <272>;
  51. hfront-porch = <2>;
  52. hback-porch = <2>;
  53. hsync-len = <10>;
  54. vback-porch = <2>;
  55. vfront-porch = <2>;
  56. vsync-len = <10>;
  57. hsync-active = <0>;
  58. vsync-active = <0>;
  59. };
  60. };
  61. };
  62. apb {
  63. pinctrl@fffff400 {
  64. board {
  65. pinctrl_pck0_as_mck: pck0_as_mck {
  66. atmel,pins =
  67. <AT91_PIOC 1 AT91_PERIPH_B AT91_PINCTRL_NONE>; /* PC1 periph B */
  68. };
  69. };
  70. mmc0_slot1 {
  71. pinctrl_board_mmc0_slot1: mmc0_slot1-board {
  72. atmel,pins =
  73. <AT91_PIOC 9 AT91_PERIPH_GPIO AT91_PINCTRL_PULL_UP_DEGLITCH>; /* PC9 gpio CD pin pull up and deglitch */
  74. };
  75. };
  76. };
  77. dbgu: serial@ffffee00 {
  78. status = "okay";
  79. };
  80. macb0: ethernet@fffbc000 {
  81. phy-mode = "rmii";
  82. status = "okay";
  83. };
  84. mmc0: mmc@fff80000 {
  85. pinctrl-0 = <
  86. &pinctrl_board_mmc0_slot1
  87. &pinctrl_mmc0_slot0_clk_cmd_dat0
  88. &pinctrl_mmc0_slot0_dat1_3>;
  89. status = "okay";
  90. slot@1 {
  91. reg = <1>;
  92. bus-width = <4>;
  93. cd-gpios = <&pioC 9 GPIO_ACTIVE_HIGH>;
  94. };
  95. };
  96. ssc0: ssc@fff9c000 {
  97. status = "okay";
  98. pinctrl-0 = <&pinctrl_ssc0_tx>;
  99. };
  100. spi0: spi@fffa4000 {
  101. cs-gpios = <0>, <&pioC 11 0>, <0>, <0>;
  102. mtd_dataflash@0 {
  103. compatible = "atmel,at45", "atmel,dataflash";
  104. spi-max-frequency = <50000000>;
  105. reg = <1>;
  106. };
  107. };
  108. shdwc@fffffd10 {
  109. atmel,wakeup-counter = <10>;
  110. atmel,wakeup-rtt-timer;
  111. };
  112. rtc@fffffd20 {
  113. atmel,rtt-rtc-time-reg = <&gpbr 0x0>;
  114. status = "okay";
  115. };
  116. watchdog@fffffd40 {
  117. status = "okay";
  118. };
  119. gpbr: syscon@fffffd60 {
  120. status = "okay";
  121. };
  122. };
  123. nand0: nand@40000000 {
  124. nand-bus-width = <8>;
  125. nand-ecc-mode = "hardware";
  126. nand-on-flash-bbt;
  127. status = "okay";
  128. };
  129. usb1: ehci@00800000 {
  130. atmel,vbus-gpio = <&pioC 5 GPIO_ACTIVE_HIGH>;
  131. status = "okay";
  132. };
  133. };
  134. };