am335x-bone-common.dtsi 9.2 KB

123456789101112131415161718192021222324252627282930313233343536373839404142434445464748495051525354555657585960616263646566676869707172737475767778798081828384858687888990919293949596979899100101102103104105106107108109110111112113114115116117118119120121122123124125126127128129130131132133134135136137138139140141142143144145146147148149150151152153154155156157158159160161162163164165166167168169170171172173174175176177178179180181182183184185186187188189190191192193194195196197198199200201202203204205206207208209210211212213214215216217218219220221222223224225226227228229230231232233234235236237238239240241242243244245246247248249250251252253254255256257258259260261262263264265266267268269270271272273274275276277278279280281282283284285286287288289290291292293294295296297298299300301302303304305306307308309310311312313314315316317318319320321322323324325326327328329330331332333334335336337338339340341342343344345346347348349350351352353354355356357358359360361362363364365366367368369370371372373374375376377378379380381382383384385386387388389390391392393394395396397398399400
  1. /*
  2. * Copyright (C) 2012 Texas Instruments Incorporated - http://www.ti.com/
  3. *
  4. * This program is free software; you can redistribute it and/or modify
  5. * it under the terms of the GNU General Public License version 2 as
  6. * published by the Free Software Foundation.
  7. */
  8. / {
  9. cpus {
  10. cpu@0 {
  11. cpu0-supply = <&dcdc2_reg>;
  12. };
  13. };
  14. chosen {
  15. stdout-path = &uart0;
  16. tick-timer = &timer2;
  17. };
  18. memory {
  19. device_type = "memory";
  20. reg = <0x80000000 0x10000000>; /* 256 MB */
  21. };
  22. leds {
  23. pinctrl-names = "default";
  24. pinctrl-0 = <&user_leds_s0>;
  25. compatible = "gpio-leds";
  26. led@2 {
  27. label = "beaglebone:green:heartbeat";
  28. gpios = <&gpio1 21 GPIO_ACTIVE_HIGH>;
  29. linux,default-trigger = "heartbeat";
  30. default-state = "off";
  31. };
  32. led@3 {
  33. label = "beaglebone:green:mmc0";
  34. gpios = <&gpio1 22 GPIO_ACTIVE_HIGH>;
  35. linux,default-trigger = "mmc0";
  36. default-state = "off";
  37. };
  38. led@4 {
  39. label = "beaglebone:green:usr2";
  40. gpios = <&gpio1 23 GPIO_ACTIVE_HIGH>;
  41. linux,default-trigger = "cpu0";
  42. default-state = "off";
  43. };
  44. led@5 {
  45. label = "beaglebone:green:usr3";
  46. gpios = <&gpio1 24 GPIO_ACTIVE_HIGH>;
  47. linux,default-trigger = "mmc1";
  48. default-state = "off";
  49. };
  50. };
  51. vmmcsd_fixed: fixedregulator@0 {
  52. compatible = "regulator-fixed";
  53. regulator-name = "vmmcsd_fixed";
  54. regulator-min-microvolt = <3300000>;
  55. regulator-max-microvolt = <3300000>;
  56. };
  57. };
  58. &am33xx_pinmux {
  59. pinctrl-names = "default";
  60. pinctrl-0 = <&clkout2_pin>;
  61. user_leds_s0: user_leds_s0 {
  62. pinctrl-single,pins = <
  63. 0x54 (PIN_OUTPUT_PULLDOWN | MUX_MODE7) /* gpmc_a5.gpio1_21 */
  64. 0x58 (PIN_OUTPUT_PULLUP | MUX_MODE7) /* gpmc_a6.gpio1_22 */
  65. 0x5c (PIN_OUTPUT_PULLDOWN | MUX_MODE7) /* gpmc_a7.gpio1_23 */
  66. 0x60 (PIN_OUTPUT_PULLUP | MUX_MODE7) /* gpmc_a8.gpio1_24 */
  67. >;
  68. };
  69. i2c0_pins: pinmux_i2c0_pins {
  70. pinctrl-single,pins = <
  71. 0x188 (PIN_INPUT_PULLUP | MUX_MODE0) /* i2c0_sda.i2c0_sda */
  72. 0x18c (PIN_INPUT_PULLUP | MUX_MODE0) /* i2c0_scl.i2c0_scl */
  73. >;
  74. };
  75. i2c2_pins: pinmux_i2c2_pins {
  76. pinctrl-single,pins = <
  77. 0x178 (PIN_INPUT_PULLUP | MUX_MODE3) /* uart1_ctsn.i2c2_sda */
  78. 0x17c (PIN_INPUT_PULLUP | MUX_MODE3) /* uart1_rtsn.i2c2_scl */
  79. >;
  80. };
  81. uart0_pins: pinmux_uart0_pins {
  82. pinctrl-single,pins = <
  83. 0x170 (PIN_INPUT_PULLUP | MUX_MODE0) /* uart0_rxd.uart0_rxd */
  84. 0x174 (PIN_OUTPUT_PULLDOWN | MUX_MODE0) /* uart0_txd.uart0_txd */
  85. >;
  86. };
  87. clkout2_pin: pinmux_clkout2_pin {
  88. pinctrl-single,pins = <
  89. 0x1b4 (PIN_OUTPUT_PULLDOWN | MUX_MODE3) /* xdma_event_intr1.clkout2 */
  90. >;
  91. };
  92. cpsw_default: cpsw_default {
  93. pinctrl-single,pins = <
  94. /* Slave 1 */
  95. 0x110 (PIN_INPUT_PULLUP | MUX_MODE0) /* mii1_rxerr.mii1_rxerr */
  96. 0x114 (PIN_OUTPUT_PULLDOWN | MUX_MODE0) /* mii1_txen.mii1_txen */
  97. 0x118 (PIN_INPUT_PULLUP | MUX_MODE0) /* mii1_rxdv.mii1_rxdv */
  98. 0x11c (PIN_OUTPUT_PULLDOWN | MUX_MODE0) /* mii1_txd3.mii1_txd3 */
  99. 0x120 (PIN_OUTPUT_PULLDOWN | MUX_MODE0) /* mii1_txd2.mii1_txd2 */
  100. 0x124 (PIN_OUTPUT_PULLDOWN | MUX_MODE0) /* mii1_txd1.mii1_txd1 */
  101. 0x128 (PIN_OUTPUT_PULLDOWN | MUX_MODE0) /* mii1_txd0.mii1_txd0 */
  102. 0x12c (PIN_INPUT_PULLUP | MUX_MODE0) /* mii1_txclk.mii1_txclk */
  103. 0x130 (PIN_INPUT_PULLUP | MUX_MODE0) /* mii1_rxclk.mii1_rxclk */
  104. 0x134 (PIN_INPUT_PULLUP | MUX_MODE0) /* mii1_rxd3.mii1_rxd3 */
  105. 0x138 (PIN_INPUT_PULLUP | MUX_MODE0) /* mii1_rxd2.mii1_rxd2 */
  106. 0x13c (PIN_INPUT_PULLUP | MUX_MODE0) /* mii1_rxd1.mii1_rxd1 */
  107. 0x140 (PIN_INPUT_PULLUP | MUX_MODE0) /* mii1_rxd0.mii1_rxd0 */
  108. >;
  109. };
  110. cpsw_sleep: cpsw_sleep {
  111. pinctrl-single,pins = <
  112. /* Slave 1 reset value */
  113. 0x110 (PIN_INPUT_PULLDOWN | MUX_MODE7)
  114. 0x114 (PIN_INPUT_PULLDOWN | MUX_MODE7)
  115. 0x118 (PIN_INPUT_PULLDOWN | MUX_MODE7)
  116. 0x11c (PIN_INPUT_PULLDOWN | MUX_MODE7)
  117. 0x120 (PIN_INPUT_PULLDOWN | MUX_MODE7)
  118. 0x124 (PIN_INPUT_PULLDOWN | MUX_MODE7)
  119. 0x128 (PIN_INPUT_PULLDOWN | MUX_MODE7)
  120. 0x12c (PIN_INPUT_PULLDOWN | MUX_MODE7)
  121. 0x130 (PIN_INPUT_PULLDOWN | MUX_MODE7)
  122. 0x134 (PIN_INPUT_PULLDOWN | MUX_MODE7)
  123. 0x138 (PIN_INPUT_PULLDOWN | MUX_MODE7)
  124. 0x13c (PIN_INPUT_PULLDOWN | MUX_MODE7)
  125. 0x140 (PIN_INPUT_PULLDOWN | MUX_MODE7)
  126. >;
  127. };
  128. davinci_mdio_default: davinci_mdio_default {
  129. pinctrl-single,pins = <
  130. /* MDIO */
  131. 0x148 (PIN_INPUT_PULLUP | SLEWCTRL_FAST | MUX_MODE0) /* mdio_data.mdio_data */
  132. 0x14c (PIN_OUTPUT_PULLUP | MUX_MODE0) /* mdio_clk.mdio_clk */
  133. >;
  134. };
  135. davinci_mdio_sleep: davinci_mdio_sleep {
  136. pinctrl-single,pins = <
  137. /* MDIO reset value */
  138. 0x148 (PIN_INPUT_PULLDOWN | MUX_MODE7)
  139. 0x14c (PIN_INPUT_PULLDOWN | MUX_MODE7)
  140. >;
  141. };
  142. mmc1_pins: pinmux_mmc1_pins {
  143. pinctrl-single,pins = <
  144. 0x160 (PIN_INPUT | MUX_MODE7) /* GPIO0_6 */
  145. >;
  146. };
  147. emmc_pins: pinmux_emmc_pins {
  148. pinctrl-single,pins = <
  149. 0x80 (PIN_INPUT_PULLUP | MUX_MODE2) /* gpmc_csn1.mmc1_clk */
  150. 0x84 (PIN_INPUT_PULLUP | MUX_MODE2) /* gpmc_csn2.mmc1_cmd */
  151. 0x00 (PIN_INPUT_PULLUP | MUX_MODE1) /* gpmc_ad0.mmc1_dat0 */
  152. 0x04 (PIN_INPUT_PULLUP | MUX_MODE1) /* gpmc_ad1.mmc1_dat1 */
  153. 0x08 (PIN_INPUT_PULLUP | MUX_MODE1) /* gpmc_ad2.mmc1_dat2 */
  154. 0x0c (PIN_INPUT_PULLUP | MUX_MODE1) /* gpmc_ad3.mmc1_dat3 */
  155. 0x10 (PIN_INPUT_PULLUP | MUX_MODE1) /* gpmc_ad4.mmc1_dat4 */
  156. 0x14 (PIN_INPUT_PULLUP | MUX_MODE1) /* gpmc_ad5.mmc1_dat5 */
  157. 0x18 (PIN_INPUT_PULLUP | MUX_MODE1) /* gpmc_ad6.mmc1_dat6 */
  158. 0x1c (PIN_INPUT_PULLUP | MUX_MODE1) /* gpmc_ad7.mmc1_dat7 */
  159. >;
  160. };
  161. };
  162. &uart0 {
  163. pinctrl-names = "default";
  164. pinctrl-0 = <&uart0_pins>;
  165. status = "okay";
  166. };
  167. &usb {
  168. status = "okay";
  169. };
  170. &usb_ctrl_mod {
  171. status = "okay";
  172. };
  173. &usb0_phy {
  174. status = "okay";
  175. };
  176. &usb1_phy {
  177. status = "okay";
  178. };
  179. &usb0 {
  180. status = "okay";
  181. dr_mode = "peripheral";
  182. };
  183. &usb1 {
  184. status = "okay";
  185. dr_mode = "host";
  186. };
  187. &cppi41dma {
  188. status = "okay";
  189. };
  190. &i2c0 {
  191. pinctrl-names = "default";
  192. pinctrl-0 = <&i2c0_pins>;
  193. status = "okay";
  194. clock-frequency = <400000>;
  195. tps: tps@24 {
  196. reg = <0x24>;
  197. };
  198. baseboard_eeprom: baseboard_eeprom@50 {
  199. compatible = "at,24c256";
  200. reg = <0x50>;
  201. #address-cells = <1>;
  202. #size-cells = <1>;
  203. baseboard_data: baseboard_data@0 {
  204. reg = <0 0x100>;
  205. };
  206. };
  207. };
  208. &i2c2 {
  209. pinctrl-names = "default";
  210. pinctrl-0 = <&i2c2_pins>;
  211. status = "okay";
  212. clock-frequency = <100000>;
  213. cape_eeprom0: cape_eeprom0@54 {
  214. compatible = "at,24c256";
  215. reg = <0x54>;
  216. #address-cells = <1>;
  217. #size-cells = <1>;
  218. cape0_data: cape_data@0 {
  219. reg = <0 0x100>;
  220. };
  221. };
  222. cape_eeprom1: cape_eeprom1@55 {
  223. compatible = "at,24c256";
  224. reg = <0x55>;
  225. #address-cells = <1>;
  226. #size-cells = <1>;
  227. cape1_data: cape_data@0 {
  228. reg = <0 0x100>;
  229. };
  230. };
  231. cape_eeprom2: cape_eeprom2@56 {
  232. compatible = "at,24c256";
  233. reg = <0x56>;
  234. #address-cells = <1>;
  235. #size-cells = <1>;
  236. cape2_data: cape_data@0 {
  237. reg = <0 0x100>;
  238. };
  239. };
  240. cape_eeprom3: cape_eeprom3@57 {
  241. compatible = "at,24c256";
  242. reg = <0x57>;
  243. #address-cells = <1>;
  244. #size-cells = <1>;
  245. cape3_data: cape_data@0 {
  246. reg = <0 0x100>;
  247. };
  248. };
  249. };
  250. /include/ "tps65217.dtsi"
  251. &tps {
  252. /*
  253. * Configure pmic to enter OFF-state instead of SLEEP-state ("RTC-only
  254. * mode") at poweroff. Most BeagleBone versions do not support RTC-only
  255. * mode and risk hardware damage if this mode is entered.
  256. *
  257. * For details, see linux-omap mailing list May 2015 thread
  258. * [PATCH] ARM: dts: am335x-bone* enable pmic-shutdown-controller
  259. * In particular, messages:
  260. * http://www.spinics.net/lists/linux-omap/msg118585.html
  261. * http://www.spinics.net/lists/linux-omap/msg118615.html
  262. *
  263. * You can override this later with
  264. * &tps { /delete-property/ ti,pmic-shutdown-controller; }
  265. * if you want to use RTC-only mode and made sure you are not affected
  266. * by the hardware problems. (Tip: double-check by performing a current
  267. * measurement after shutdown: it should be less than 1 mA.)
  268. */
  269. ti,pmic-shutdown-controller;
  270. regulators {
  271. dcdc1_reg: regulator@0 {
  272. regulator-name = "vdds_dpr";
  273. regulator-always-on;
  274. };
  275. dcdc2_reg: regulator@1 {
  276. /* VDD_MPU voltage limits 0.95V - 1.26V with +/-4% tolerance */
  277. regulator-name = "vdd_mpu";
  278. regulator-min-microvolt = <925000>;
  279. regulator-max-microvolt = <1325000>;
  280. regulator-boot-on;
  281. regulator-always-on;
  282. };
  283. dcdc3_reg: regulator@2 {
  284. /* VDD_CORE voltage limits 0.95V - 1.1V with +/-4% tolerance */
  285. regulator-name = "vdd_core";
  286. regulator-min-microvolt = <925000>;
  287. regulator-max-microvolt = <1150000>;
  288. regulator-boot-on;
  289. regulator-always-on;
  290. };
  291. ldo1_reg: regulator@3 {
  292. regulator-name = "vio,vrtc,vdds";
  293. regulator-always-on;
  294. };
  295. ldo2_reg: regulator@4 {
  296. regulator-name = "vdd_3v3aux";
  297. regulator-always-on;
  298. };
  299. ldo3_reg: regulator@5 {
  300. regulator-name = "vdd_1v8";
  301. regulator-always-on;
  302. };
  303. ldo4_reg: regulator@6 {
  304. regulator-name = "vdd_3v3a";
  305. regulator-always-on;
  306. };
  307. };
  308. };
  309. &cpsw_emac0 {
  310. phy_id = <&davinci_mdio>, <0>;
  311. phy-mode = "mii";
  312. };
  313. &cpsw_emac1 {
  314. phy_id = <&davinci_mdio>, <1>;
  315. phy-mode = "mii";
  316. };
  317. &mac {
  318. pinctrl-names = "default", "sleep";
  319. pinctrl-0 = <&cpsw_default>;
  320. pinctrl-1 = <&cpsw_sleep>;
  321. status = "okay";
  322. };
  323. &davinci_mdio {
  324. pinctrl-names = "default", "sleep";
  325. pinctrl-0 = <&davinci_mdio_default>;
  326. pinctrl-1 = <&davinci_mdio_sleep>;
  327. status = "okay";
  328. };
  329. &mmc1 {
  330. status = "okay";
  331. bus-width = <0x4>;
  332. pinctrl-names = "default";
  333. pinctrl-0 = <&mmc1_pins>;
  334. cd-gpios = <&gpio0 6 GPIO_ACTIVE_LOW>;
  335. };
  336. &aes {
  337. status = "okay";
  338. };
  339. &sham {
  340. status = "okay";
  341. };