twl4030.c 67 KB

123456789101112131415161718192021222324252627282930313233343536373839404142434445464748495051525354555657585960616263646566676869707172737475767778798081828384858687888990919293949596979899100101102103104105106107108109110111112113114115116117118119120121122123124125126127128129130131132133134135136137138139140141142143144145146147148149150151152153154155156157158159160161162163164165166167168169170171172173174175176177178179180181182183184185186187188189190191192193194195196197198199200201202203204205206207208209210211212213214215216217218219220221222223224225226227228229230231232233234235236237238239240241242243244245246247248249250251252253254255256257258259260261262263264265266267268269270271272273274275276277278279280281282283284285286287288289290291292293294295296297298299300301302303304305306307308309310311312313314315316317318319320321322323324325326327328329330331332333334335336337338339340341342343344345346347348349350351352353354355356357358359360361362363364365366367368369370371372373374375376377378379380381382383384385386387388389390391392393394395396397398399400401402403404405406407408409410411412413414415416417418419420421422423424425426427428429430431432433434435436437438439440441442443444445446447448449450451452453454455456457458459460461462463464465466467468469470471472473474475476477478479480481482483484485486487488489490491492493494495496497498499500501502503504505506507508509510511512513514515516517518519520521522523524525526527528529530531532533534535536537538539540541542543544545546547548549550551552553554555556557558559560561562563564565566567568569570571572573574575576577578579580581582583584585586587588589590591592593594595596597598599600601602603604605606607608609610611612613614615616617618619620621622623624625626627628629630631632633634635636637638639640641642643644645646647648649650651652653654655656657658659660661662663664665666667668669670671672673674675676677678679680681682683684685686687688689690691692693694695696697698699700701702703704705706707708709710711712713714715716717718719720721722723724725726727728729730731732733734735736737738739740741742743744745746747748749750751752753754755756757758759760761762763764765766767768769770771772773774775776777778779780781782783784785786787788789790791792793794795796797798799800801802803804805806807808809810811812813814815816817818819820821822823824825826827828829830831832833834835836837838839840841842843844845846847848849850851852853854855856857858859860861862863864865866867868869870871872873874875876877878879880881882883884885886887888889890891892893894895896897898899900901902903904905906907908909910911912913914915916917918919920921922923924925926927928929930931932933934935936937938939940941942943944945946947948949950951952953954955956957958959960961962963964965966967968969970971972973974975976977978979980981982983984985986987988989990991992993994995996997998999100010011002100310041005100610071008100910101011101210131014101510161017101810191020102110221023102410251026102710281029103010311032103310341035103610371038103910401041104210431044104510461047104810491050105110521053105410551056105710581059106010611062106310641065106610671068106910701071107210731074107510761077107810791080108110821083108410851086108710881089109010911092109310941095109610971098109911001101110211031104110511061107110811091110111111121113111411151116111711181119112011211122112311241125112611271128112911301131113211331134113511361137113811391140114111421143114411451146114711481149115011511152115311541155115611571158115911601161116211631164116511661167116811691170117111721173117411751176117711781179118011811182118311841185118611871188118911901191119211931194119511961197119811991200120112021203120412051206120712081209121012111212121312141215121612171218121912201221122212231224122512261227122812291230123112321233123412351236123712381239124012411242124312441245124612471248124912501251125212531254125512561257125812591260126112621263126412651266126712681269127012711272127312741275127612771278127912801281128212831284128512861287128812891290129112921293129412951296129712981299130013011302130313041305130613071308130913101311131213131314131513161317131813191320132113221323132413251326132713281329133013311332133313341335133613371338133913401341134213431344134513461347134813491350135113521353135413551356135713581359136013611362136313641365136613671368136913701371137213731374137513761377137813791380138113821383138413851386138713881389139013911392139313941395139613971398139914001401140214031404140514061407140814091410141114121413141414151416141714181419142014211422142314241425142614271428142914301431143214331434143514361437143814391440144114421443144414451446144714481449145014511452145314541455145614571458145914601461146214631464146514661467146814691470147114721473147414751476147714781479148014811482148314841485148614871488148914901491149214931494149514961497149814991500150115021503150415051506150715081509151015111512151315141515151615171518151915201521152215231524152515261527152815291530153115321533153415351536153715381539154015411542154315441545154615471548154915501551155215531554155515561557155815591560156115621563156415651566156715681569157015711572157315741575157615771578157915801581158215831584158515861587158815891590159115921593159415951596159715981599160016011602160316041605160616071608160916101611161216131614161516161617161816191620162116221623162416251626162716281629163016311632163316341635163616371638163916401641164216431644164516461647164816491650165116521653165416551656165716581659166016611662166316641665166616671668166916701671167216731674167516761677167816791680168116821683168416851686168716881689169016911692169316941695169616971698169917001701170217031704170517061707170817091710171117121713171417151716171717181719172017211722172317241725172617271728172917301731173217331734173517361737173817391740174117421743174417451746174717481749175017511752175317541755175617571758175917601761176217631764176517661767176817691770177117721773177417751776177717781779178017811782178317841785178617871788178917901791179217931794179517961797179817991800180118021803180418051806180718081809181018111812181318141815181618171818181918201821182218231824182518261827182818291830183118321833183418351836183718381839184018411842184318441845184618471848184918501851185218531854185518561857185818591860186118621863186418651866186718681869187018711872187318741875187618771878187918801881188218831884188518861887188818891890189118921893189418951896189718981899190019011902190319041905190619071908190919101911191219131914191519161917191819191920192119221923192419251926192719281929193019311932193319341935193619371938193919401941194219431944194519461947194819491950195119521953195419551956195719581959196019611962196319641965196619671968196919701971197219731974197519761977197819791980198119821983198419851986198719881989199019911992199319941995199619971998199920002001200220032004200520062007200820092010201120122013201420152016201720182019202020212022202320242025202620272028202920302031203220332034203520362037203820392040204120422043204420452046204720482049205020512052205320542055205620572058205920602061206220632064206520662067206820692070207120722073207420752076207720782079208020812082208320842085208620872088208920902091209220932094209520962097209820992100210121022103210421052106210721082109211021112112211321142115211621172118211921202121212221232124212521262127212821292130213121322133213421352136213721382139214021412142214321442145214621472148214921502151215221532154215521562157215821592160216121622163216421652166216721682169217021712172217321742175217621772178217921802181218221832184218521862187218821892190219121922193219421952196219721982199220022012202220322042205220622072208220922102211221222132214221522162217221822192220222122222223222422252226222722282229223022312232223322342235223622372238
  1. /*
  2. * ALSA SoC TWL4030 codec driver
  3. *
  4. * Author: Steve Sakoman, <steve@sakoman.com>
  5. *
  6. * This program is free software; you can redistribute it and/or
  7. * modify it under the terms of the GNU General Public License
  8. * version 2 as published by the Free Software Foundation.
  9. *
  10. * This program is distributed in the hope that it will be useful, but
  11. * WITHOUT ANY WARRANTY; without even the implied warranty of
  12. * MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE. See the GNU
  13. * General Public License for more details.
  14. *
  15. * You should have received a copy of the GNU General Public License
  16. * along with this program; if not, write to the Free Software
  17. * Foundation, Inc., 51 Franklin St, Fifth Floor, Boston, MA
  18. * 02110-1301 USA
  19. *
  20. */
  21. #include <linux/module.h>
  22. #include <linux/moduleparam.h>
  23. #include <linux/init.h>
  24. #include <linux/delay.h>
  25. #include <linux/pm.h>
  26. #include <linux/i2c.h>
  27. #include <linux/platform_device.h>
  28. #include <linux/of.h>
  29. #include <linux/of_gpio.h>
  30. #include <linux/i2c/twl.h>
  31. #include <linux/slab.h>
  32. #include <linux/gpio.h>
  33. #include <sound/core.h>
  34. #include <sound/pcm.h>
  35. #include <sound/pcm_params.h>
  36. #include <sound/soc.h>
  37. #include <sound/initval.h>
  38. #include <sound/tlv.h>
  39. /* Register descriptions are here */
  40. #include <linux/mfd/twl4030-audio.h>
  41. /* TWL4030 PMBR1 Register */
  42. #define TWL4030_PMBR1_REG 0x0D
  43. /* TWL4030 PMBR1 Register GPIO6 mux bits */
  44. #define TWL4030_GPIO6_PWM0_MUTE(value) ((value & 0x03) << 2)
  45. #define TWL4030_CACHEREGNUM (TWL4030_REG_MISC_SET_2 + 1)
  46. /* codec private data */
  47. struct twl4030_priv {
  48. unsigned int codec_powered;
  49. /* reference counts of AIF/APLL users */
  50. unsigned int apll_enabled;
  51. struct snd_pcm_substream *master_substream;
  52. struct snd_pcm_substream *slave_substream;
  53. unsigned int configured;
  54. unsigned int rate;
  55. unsigned int sample_bits;
  56. unsigned int channels;
  57. unsigned int sysclk;
  58. /* Output (with associated amp) states */
  59. u8 hsl_enabled, hsr_enabled;
  60. u8 earpiece_enabled;
  61. u8 predrivel_enabled, predriver_enabled;
  62. u8 carkitl_enabled, carkitr_enabled;
  63. u8 ctl_cache[TWL4030_REG_PRECKR_CTL - TWL4030_REG_EAR_CTL + 1];
  64. struct twl4030_codec_data *pdata;
  65. };
  66. static void tw4030_init_ctl_cache(struct twl4030_priv *twl4030)
  67. {
  68. int i;
  69. u8 byte;
  70. for (i = TWL4030_REG_EAR_CTL; i <= TWL4030_REG_PRECKR_CTL; i++) {
  71. twl_i2c_read_u8(TWL4030_MODULE_AUDIO_VOICE, &byte, i);
  72. twl4030->ctl_cache[i - TWL4030_REG_EAR_CTL] = byte;
  73. }
  74. }
  75. static unsigned int twl4030_read(struct snd_soc_codec *codec, unsigned int reg)
  76. {
  77. struct twl4030_priv *twl4030 = snd_soc_codec_get_drvdata(codec);
  78. u8 value = 0;
  79. if (reg >= TWL4030_CACHEREGNUM)
  80. return -EIO;
  81. switch (reg) {
  82. case TWL4030_REG_EAR_CTL:
  83. case TWL4030_REG_PREDL_CTL:
  84. case TWL4030_REG_PREDR_CTL:
  85. case TWL4030_REG_PRECKL_CTL:
  86. case TWL4030_REG_PRECKR_CTL:
  87. case TWL4030_REG_HS_GAIN_SET:
  88. value = twl4030->ctl_cache[reg - TWL4030_REG_EAR_CTL];
  89. break;
  90. default:
  91. twl_i2c_read_u8(TWL4030_MODULE_AUDIO_VOICE, &value, reg);
  92. break;
  93. }
  94. return value;
  95. }
  96. static bool twl4030_can_write_to_chip(struct twl4030_priv *twl4030,
  97. unsigned int reg)
  98. {
  99. bool write_to_reg = false;
  100. /* Decide if the given register can be written */
  101. switch (reg) {
  102. case TWL4030_REG_EAR_CTL:
  103. if (twl4030->earpiece_enabled)
  104. write_to_reg = true;
  105. break;
  106. case TWL4030_REG_PREDL_CTL:
  107. if (twl4030->predrivel_enabled)
  108. write_to_reg = true;
  109. break;
  110. case TWL4030_REG_PREDR_CTL:
  111. if (twl4030->predriver_enabled)
  112. write_to_reg = true;
  113. break;
  114. case TWL4030_REG_PRECKL_CTL:
  115. if (twl4030->carkitl_enabled)
  116. write_to_reg = true;
  117. break;
  118. case TWL4030_REG_PRECKR_CTL:
  119. if (twl4030->carkitr_enabled)
  120. write_to_reg = true;
  121. break;
  122. case TWL4030_REG_HS_GAIN_SET:
  123. if (twl4030->hsl_enabled || twl4030->hsr_enabled)
  124. write_to_reg = true;
  125. break;
  126. default:
  127. /* All other register can be written */
  128. write_to_reg = true;
  129. break;
  130. }
  131. return write_to_reg;
  132. }
  133. static int twl4030_write(struct snd_soc_codec *codec, unsigned int reg,
  134. unsigned int value)
  135. {
  136. struct twl4030_priv *twl4030 = snd_soc_codec_get_drvdata(codec);
  137. /* Update the ctl cache */
  138. switch (reg) {
  139. case TWL4030_REG_EAR_CTL:
  140. case TWL4030_REG_PREDL_CTL:
  141. case TWL4030_REG_PREDR_CTL:
  142. case TWL4030_REG_PRECKL_CTL:
  143. case TWL4030_REG_PRECKR_CTL:
  144. case TWL4030_REG_HS_GAIN_SET:
  145. twl4030->ctl_cache[reg - TWL4030_REG_EAR_CTL] = value;
  146. break;
  147. default:
  148. break;
  149. }
  150. if (twl4030_can_write_to_chip(twl4030, reg))
  151. return twl_i2c_write_u8(TWL4030_MODULE_AUDIO_VOICE, value, reg);
  152. return 0;
  153. }
  154. static inline void twl4030_wait_ms(int time)
  155. {
  156. if (time < 60) {
  157. time *= 1000;
  158. usleep_range(time, time + 500);
  159. } else {
  160. msleep(time);
  161. }
  162. }
  163. static void twl4030_codec_enable(struct snd_soc_codec *codec, int enable)
  164. {
  165. struct twl4030_priv *twl4030 = snd_soc_codec_get_drvdata(codec);
  166. int mode;
  167. if (enable == twl4030->codec_powered)
  168. return;
  169. if (enable)
  170. mode = twl4030_audio_enable_resource(TWL4030_AUDIO_RES_POWER);
  171. else
  172. mode = twl4030_audio_disable_resource(TWL4030_AUDIO_RES_POWER);
  173. if (mode >= 0)
  174. twl4030->codec_powered = enable;
  175. /* REVISIT: this delay is present in TI sample drivers */
  176. /* but there seems to be no TRM requirement for it */
  177. udelay(10);
  178. }
  179. static void twl4030_setup_pdata_of(struct twl4030_codec_data *pdata,
  180. struct device_node *node)
  181. {
  182. int value;
  183. of_property_read_u32(node, "ti,digimic_delay",
  184. &pdata->digimic_delay);
  185. of_property_read_u32(node, "ti,ramp_delay_value",
  186. &pdata->ramp_delay_value);
  187. of_property_read_u32(node, "ti,offset_cncl_path",
  188. &pdata->offset_cncl_path);
  189. if (!of_property_read_u32(node, "ti,hs_extmute", &value))
  190. pdata->hs_extmute = value;
  191. pdata->hs_extmute_gpio = of_get_named_gpio(node,
  192. "ti,hs_extmute_gpio", 0);
  193. if (gpio_is_valid(pdata->hs_extmute_gpio))
  194. pdata->hs_extmute = 1;
  195. }
  196. static struct twl4030_codec_data *twl4030_get_pdata(struct snd_soc_codec *codec)
  197. {
  198. struct twl4030_codec_data *pdata = dev_get_platdata(codec->dev);
  199. struct device_node *twl4030_codec_node = NULL;
  200. twl4030_codec_node = of_find_node_by_name(codec->dev->parent->of_node,
  201. "codec");
  202. if (!pdata && twl4030_codec_node) {
  203. pdata = devm_kzalloc(codec->dev,
  204. sizeof(struct twl4030_codec_data),
  205. GFP_KERNEL);
  206. if (!pdata) {
  207. dev_err(codec->dev, "Can not allocate memory\n");
  208. return NULL;
  209. }
  210. twl4030_setup_pdata_of(pdata, twl4030_codec_node);
  211. }
  212. return pdata;
  213. }
  214. static void twl4030_init_chip(struct snd_soc_codec *codec)
  215. {
  216. struct twl4030_codec_data *pdata;
  217. struct twl4030_priv *twl4030 = snd_soc_codec_get_drvdata(codec);
  218. u8 reg, byte;
  219. int i = 0;
  220. pdata = twl4030_get_pdata(codec);
  221. if (pdata && pdata->hs_extmute) {
  222. if (gpio_is_valid(pdata->hs_extmute_gpio)) {
  223. int ret;
  224. if (!pdata->hs_extmute_gpio)
  225. dev_warn(codec->dev,
  226. "Extmute GPIO is 0 is this correct?\n");
  227. ret = gpio_request_one(pdata->hs_extmute_gpio,
  228. GPIOF_OUT_INIT_LOW,
  229. "hs_extmute");
  230. if (ret) {
  231. dev_err(codec->dev,
  232. "Failed to get hs_extmute GPIO\n");
  233. pdata->hs_extmute_gpio = -1;
  234. }
  235. } else {
  236. u8 pin_mux;
  237. /* Set TWL4030 GPIO6 as EXTMUTE signal */
  238. twl_i2c_read_u8(TWL4030_MODULE_INTBR, &pin_mux,
  239. TWL4030_PMBR1_REG);
  240. pin_mux &= ~TWL4030_GPIO6_PWM0_MUTE(0x03);
  241. pin_mux |= TWL4030_GPIO6_PWM0_MUTE(0x02);
  242. twl_i2c_write_u8(TWL4030_MODULE_INTBR, pin_mux,
  243. TWL4030_PMBR1_REG);
  244. }
  245. }
  246. /* Initialize the local ctl register cache */
  247. tw4030_init_ctl_cache(twl4030);
  248. /* anti-pop when changing analog gain */
  249. reg = twl4030_read(codec, TWL4030_REG_MISC_SET_1);
  250. twl4030_write(codec, TWL4030_REG_MISC_SET_1,
  251. reg | TWL4030_SMOOTH_ANAVOL_EN);
  252. twl4030_write(codec, TWL4030_REG_OPTION,
  253. TWL4030_ATXL1_EN | TWL4030_ATXR1_EN |
  254. TWL4030_ARXL2_EN | TWL4030_ARXR2_EN);
  255. /* REG_ARXR2_APGA_CTL reset according to the TRM: 0dB, DA_EN */
  256. twl4030_write(codec, TWL4030_REG_ARXR2_APGA_CTL, 0x32);
  257. /* Machine dependent setup */
  258. if (!pdata)
  259. return;
  260. twl4030->pdata = pdata;
  261. reg = twl4030_read(codec, TWL4030_REG_HS_POPN_SET);
  262. reg &= ~TWL4030_RAMP_DELAY;
  263. reg |= (pdata->ramp_delay_value << 2);
  264. twl4030_write(codec, TWL4030_REG_HS_POPN_SET, reg);
  265. /* initiate offset cancellation */
  266. twl4030_codec_enable(codec, 1);
  267. reg = twl4030_read(codec, TWL4030_REG_ANAMICL);
  268. reg &= ~TWL4030_OFFSET_CNCL_SEL;
  269. reg |= pdata->offset_cncl_path;
  270. twl4030_write(codec, TWL4030_REG_ANAMICL,
  271. reg | TWL4030_CNCL_OFFSET_START);
  272. /*
  273. * Wait for offset cancellation to complete.
  274. * Since this takes a while, do not slam the i2c.
  275. * Start polling the status after ~20ms.
  276. */
  277. msleep(20);
  278. do {
  279. usleep_range(1000, 2000);
  280. twl_set_regcache_bypass(TWL4030_MODULE_AUDIO_VOICE, true);
  281. twl_i2c_read_u8(TWL4030_MODULE_AUDIO_VOICE, &byte,
  282. TWL4030_REG_ANAMICL);
  283. twl_set_regcache_bypass(TWL4030_MODULE_AUDIO_VOICE, false);
  284. } while ((i++ < 100) &&
  285. ((byte & TWL4030_CNCL_OFFSET_START) ==
  286. TWL4030_CNCL_OFFSET_START));
  287. twl4030_codec_enable(codec, 0);
  288. }
  289. static void twl4030_apll_enable(struct snd_soc_codec *codec, int enable)
  290. {
  291. struct twl4030_priv *twl4030 = snd_soc_codec_get_drvdata(codec);
  292. if (enable) {
  293. twl4030->apll_enabled++;
  294. if (twl4030->apll_enabled == 1)
  295. twl4030_audio_enable_resource(
  296. TWL4030_AUDIO_RES_APLL);
  297. } else {
  298. twl4030->apll_enabled--;
  299. if (!twl4030->apll_enabled)
  300. twl4030_audio_disable_resource(
  301. TWL4030_AUDIO_RES_APLL);
  302. }
  303. }
  304. /* Earpiece */
  305. static const struct snd_kcontrol_new twl4030_dapm_earpiece_controls[] = {
  306. SOC_DAPM_SINGLE("Voice", TWL4030_REG_EAR_CTL, 0, 1, 0),
  307. SOC_DAPM_SINGLE("AudioL1", TWL4030_REG_EAR_CTL, 1, 1, 0),
  308. SOC_DAPM_SINGLE("AudioL2", TWL4030_REG_EAR_CTL, 2, 1, 0),
  309. SOC_DAPM_SINGLE("AudioR1", TWL4030_REG_EAR_CTL, 3, 1, 0),
  310. };
  311. /* PreDrive Left */
  312. static const struct snd_kcontrol_new twl4030_dapm_predrivel_controls[] = {
  313. SOC_DAPM_SINGLE("Voice", TWL4030_REG_PREDL_CTL, 0, 1, 0),
  314. SOC_DAPM_SINGLE("AudioL1", TWL4030_REG_PREDL_CTL, 1, 1, 0),
  315. SOC_DAPM_SINGLE("AudioL2", TWL4030_REG_PREDL_CTL, 2, 1, 0),
  316. SOC_DAPM_SINGLE("AudioR2", TWL4030_REG_PREDL_CTL, 3, 1, 0),
  317. };
  318. /* PreDrive Right */
  319. static const struct snd_kcontrol_new twl4030_dapm_predriver_controls[] = {
  320. SOC_DAPM_SINGLE("Voice", TWL4030_REG_PREDR_CTL, 0, 1, 0),
  321. SOC_DAPM_SINGLE("AudioR1", TWL4030_REG_PREDR_CTL, 1, 1, 0),
  322. SOC_DAPM_SINGLE("AudioR2", TWL4030_REG_PREDR_CTL, 2, 1, 0),
  323. SOC_DAPM_SINGLE("AudioL2", TWL4030_REG_PREDR_CTL, 3, 1, 0),
  324. };
  325. /* Headset Left */
  326. static const struct snd_kcontrol_new twl4030_dapm_hsol_controls[] = {
  327. SOC_DAPM_SINGLE("Voice", TWL4030_REG_HS_SEL, 0, 1, 0),
  328. SOC_DAPM_SINGLE("AudioL1", TWL4030_REG_HS_SEL, 1, 1, 0),
  329. SOC_DAPM_SINGLE("AudioL2", TWL4030_REG_HS_SEL, 2, 1, 0),
  330. };
  331. /* Headset Right */
  332. static const struct snd_kcontrol_new twl4030_dapm_hsor_controls[] = {
  333. SOC_DAPM_SINGLE("Voice", TWL4030_REG_HS_SEL, 3, 1, 0),
  334. SOC_DAPM_SINGLE("AudioR1", TWL4030_REG_HS_SEL, 4, 1, 0),
  335. SOC_DAPM_SINGLE("AudioR2", TWL4030_REG_HS_SEL, 5, 1, 0),
  336. };
  337. /* Carkit Left */
  338. static const struct snd_kcontrol_new twl4030_dapm_carkitl_controls[] = {
  339. SOC_DAPM_SINGLE("Voice", TWL4030_REG_PRECKL_CTL, 0, 1, 0),
  340. SOC_DAPM_SINGLE("AudioL1", TWL4030_REG_PRECKL_CTL, 1, 1, 0),
  341. SOC_DAPM_SINGLE("AudioL2", TWL4030_REG_PRECKL_CTL, 2, 1, 0),
  342. };
  343. /* Carkit Right */
  344. static const struct snd_kcontrol_new twl4030_dapm_carkitr_controls[] = {
  345. SOC_DAPM_SINGLE("Voice", TWL4030_REG_PRECKR_CTL, 0, 1, 0),
  346. SOC_DAPM_SINGLE("AudioR1", TWL4030_REG_PRECKR_CTL, 1, 1, 0),
  347. SOC_DAPM_SINGLE("AudioR2", TWL4030_REG_PRECKR_CTL, 2, 1, 0),
  348. };
  349. /* Handsfree Left */
  350. static const char *twl4030_handsfreel_texts[] =
  351. {"Voice", "AudioL1", "AudioL2", "AudioR2"};
  352. static SOC_ENUM_SINGLE_DECL(twl4030_handsfreel_enum,
  353. TWL4030_REG_HFL_CTL, 0,
  354. twl4030_handsfreel_texts);
  355. static const struct snd_kcontrol_new twl4030_dapm_handsfreel_control =
  356. SOC_DAPM_ENUM("Route", twl4030_handsfreel_enum);
  357. /* Handsfree Left virtual mute */
  358. static const struct snd_kcontrol_new twl4030_dapm_handsfreelmute_control =
  359. SOC_DAPM_SINGLE_VIRT("Switch", 1);
  360. /* Handsfree Right */
  361. static const char *twl4030_handsfreer_texts[] =
  362. {"Voice", "AudioR1", "AudioR2", "AudioL2"};
  363. static SOC_ENUM_SINGLE_DECL(twl4030_handsfreer_enum,
  364. TWL4030_REG_HFR_CTL, 0,
  365. twl4030_handsfreer_texts);
  366. static const struct snd_kcontrol_new twl4030_dapm_handsfreer_control =
  367. SOC_DAPM_ENUM("Route", twl4030_handsfreer_enum);
  368. /* Handsfree Right virtual mute */
  369. static const struct snd_kcontrol_new twl4030_dapm_handsfreermute_control =
  370. SOC_DAPM_SINGLE_VIRT("Switch", 1);
  371. /* Vibra */
  372. /* Vibra audio path selection */
  373. static const char *twl4030_vibra_texts[] =
  374. {"AudioL1", "AudioR1", "AudioL2", "AudioR2"};
  375. static SOC_ENUM_SINGLE_DECL(twl4030_vibra_enum,
  376. TWL4030_REG_VIBRA_CTL, 2,
  377. twl4030_vibra_texts);
  378. static const struct snd_kcontrol_new twl4030_dapm_vibra_control =
  379. SOC_DAPM_ENUM("Route", twl4030_vibra_enum);
  380. /* Vibra path selection: local vibrator (PWM) or audio driven */
  381. static const char *twl4030_vibrapath_texts[] =
  382. {"Local vibrator", "Audio"};
  383. static SOC_ENUM_SINGLE_DECL(twl4030_vibrapath_enum,
  384. TWL4030_REG_VIBRA_CTL, 4,
  385. twl4030_vibrapath_texts);
  386. static const struct snd_kcontrol_new twl4030_dapm_vibrapath_control =
  387. SOC_DAPM_ENUM("Route", twl4030_vibrapath_enum);
  388. /* Left analog microphone selection */
  389. static const struct snd_kcontrol_new twl4030_dapm_analoglmic_controls[] = {
  390. SOC_DAPM_SINGLE("Main Mic Capture Switch",
  391. TWL4030_REG_ANAMICL, 0, 1, 0),
  392. SOC_DAPM_SINGLE("Headset Mic Capture Switch",
  393. TWL4030_REG_ANAMICL, 1, 1, 0),
  394. SOC_DAPM_SINGLE("AUXL Capture Switch",
  395. TWL4030_REG_ANAMICL, 2, 1, 0),
  396. SOC_DAPM_SINGLE("Carkit Mic Capture Switch",
  397. TWL4030_REG_ANAMICL, 3, 1, 0),
  398. };
  399. /* Right analog microphone selection */
  400. static const struct snd_kcontrol_new twl4030_dapm_analogrmic_controls[] = {
  401. SOC_DAPM_SINGLE("Sub Mic Capture Switch", TWL4030_REG_ANAMICR, 0, 1, 0),
  402. SOC_DAPM_SINGLE("AUXR Capture Switch", TWL4030_REG_ANAMICR, 2, 1, 0),
  403. };
  404. /* TX1 L/R Analog/Digital microphone selection */
  405. static const char *twl4030_micpathtx1_texts[] =
  406. {"Analog", "Digimic0"};
  407. static SOC_ENUM_SINGLE_DECL(twl4030_micpathtx1_enum,
  408. TWL4030_REG_ADCMICSEL, 0,
  409. twl4030_micpathtx1_texts);
  410. static const struct snd_kcontrol_new twl4030_dapm_micpathtx1_control =
  411. SOC_DAPM_ENUM("Route", twl4030_micpathtx1_enum);
  412. /* TX2 L/R Analog/Digital microphone selection */
  413. static const char *twl4030_micpathtx2_texts[] =
  414. {"Analog", "Digimic1"};
  415. static SOC_ENUM_SINGLE_DECL(twl4030_micpathtx2_enum,
  416. TWL4030_REG_ADCMICSEL, 2,
  417. twl4030_micpathtx2_texts);
  418. static const struct snd_kcontrol_new twl4030_dapm_micpathtx2_control =
  419. SOC_DAPM_ENUM("Route", twl4030_micpathtx2_enum);
  420. /* Analog bypass for AudioR1 */
  421. static const struct snd_kcontrol_new twl4030_dapm_abypassr1_control =
  422. SOC_DAPM_SINGLE("Switch", TWL4030_REG_ARXR1_APGA_CTL, 2, 1, 0);
  423. /* Analog bypass for AudioL1 */
  424. static const struct snd_kcontrol_new twl4030_dapm_abypassl1_control =
  425. SOC_DAPM_SINGLE("Switch", TWL4030_REG_ARXL1_APGA_CTL, 2, 1, 0);
  426. /* Analog bypass for AudioR2 */
  427. static const struct snd_kcontrol_new twl4030_dapm_abypassr2_control =
  428. SOC_DAPM_SINGLE("Switch", TWL4030_REG_ARXR2_APGA_CTL, 2, 1, 0);
  429. /* Analog bypass for AudioL2 */
  430. static const struct snd_kcontrol_new twl4030_dapm_abypassl2_control =
  431. SOC_DAPM_SINGLE("Switch", TWL4030_REG_ARXL2_APGA_CTL, 2, 1, 0);
  432. /* Analog bypass for Voice */
  433. static const struct snd_kcontrol_new twl4030_dapm_abypassv_control =
  434. SOC_DAPM_SINGLE("Switch", TWL4030_REG_VDL_APGA_CTL, 2, 1, 0);
  435. /* Digital bypass gain, mute instead of -30dB */
  436. static const DECLARE_TLV_DB_RANGE(twl4030_dapm_dbypass_tlv,
  437. 0, 1, TLV_DB_SCALE_ITEM(-3000, 600, 1),
  438. 2, 3, TLV_DB_SCALE_ITEM(-2400, 0, 0),
  439. 4, 7, TLV_DB_SCALE_ITEM(-1800, 600, 0)
  440. );
  441. /* Digital bypass left (TX1L -> RX2L) */
  442. static const struct snd_kcontrol_new twl4030_dapm_dbypassl_control =
  443. SOC_DAPM_SINGLE_TLV("Volume",
  444. TWL4030_REG_ATX2ARXPGA, 3, 7, 0,
  445. twl4030_dapm_dbypass_tlv);
  446. /* Digital bypass right (TX1R -> RX2R) */
  447. static const struct snd_kcontrol_new twl4030_dapm_dbypassr_control =
  448. SOC_DAPM_SINGLE_TLV("Volume",
  449. TWL4030_REG_ATX2ARXPGA, 0, 7, 0,
  450. twl4030_dapm_dbypass_tlv);
  451. /*
  452. * Voice Sidetone GAIN volume control:
  453. * from -51 to -10 dB in 1 dB steps (mute instead of -51 dB)
  454. */
  455. static DECLARE_TLV_DB_SCALE(twl4030_dapm_dbypassv_tlv, -5100, 100, 1);
  456. /* Digital bypass voice: sidetone (VUL -> VDL)*/
  457. static const struct snd_kcontrol_new twl4030_dapm_dbypassv_control =
  458. SOC_DAPM_SINGLE_TLV("Volume",
  459. TWL4030_REG_VSTPGA, 0, 0x29, 0,
  460. twl4030_dapm_dbypassv_tlv);
  461. /*
  462. * Output PGA builder:
  463. * Handle the muting and unmuting of the given output (turning off the
  464. * amplifier associated with the output pin)
  465. * On mute bypass the reg_cache and write 0 to the register
  466. * On unmute: restore the register content from the reg_cache
  467. * Outputs handled in this way: Earpiece, PreDrivL/R, CarkitL/R
  468. */
  469. #define TWL4030_OUTPUT_PGA(pin_name, reg, mask) \
  470. static int pin_name##pga_event(struct snd_soc_dapm_widget *w, \
  471. struct snd_kcontrol *kcontrol, int event) \
  472. { \
  473. struct snd_soc_codec *codec = snd_soc_dapm_to_codec(w->dapm); \
  474. struct twl4030_priv *twl4030 = snd_soc_codec_get_drvdata(codec); \
  475. \
  476. switch (event) { \
  477. case SND_SOC_DAPM_POST_PMU: \
  478. twl4030->pin_name##_enabled = 1; \
  479. twl4030_write(codec, reg, twl4030_read(codec, reg)); \
  480. break; \
  481. case SND_SOC_DAPM_POST_PMD: \
  482. twl4030->pin_name##_enabled = 0; \
  483. twl_i2c_write_u8(TWL4030_MODULE_AUDIO_VOICE, 0, reg); \
  484. break; \
  485. } \
  486. return 0; \
  487. }
  488. TWL4030_OUTPUT_PGA(earpiece, TWL4030_REG_EAR_CTL, TWL4030_EAR_GAIN);
  489. TWL4030_OUTPUT_PGA(predrivel, TWL4030_REG_PREDL_CTL, TWL4030_PREDL_GAIN);
  490. TWL4030_OUTPUT_PGA(predriver, TWL4030_REG_PREDR_CTL, TWL4030_PREDR_GAIN);
  491. TWL4030_OUTPUT_PGA(carkitl, TWL4030_REG_PRECKL_CTL, TWL4030_PRECKL_GAIN);
  492. TWL4030_OUTPUT_PGA(carkitr, TWL4030_REG_PRECKR_CTL, TWL4030_PRECKR_GAIN);
  493. static void handsfree_ramp(struct snd_soc_codec *codec, int reg, int ramp)
  494. {
  495. unsigned char hs_ctl;
  496. hs_ctl = twl4030_read(codec, reg);
  497. if (ramp) {
  498. /* HF ramp-up */
  499. hs_ctl |= TWL4030_HF_CTL_REF_EN;
  500. twl4030_write(codec, reg, hs_ctl);
  501. udelay(10);
  502. hs_ctl |= TWL4030_HF_CTL_RAMP_EN;
  503. twl4030_write(codec, reg, hs_ctl);
  504. udelay(40);
  505. hs_ctl |= TWL4030_HF_CTL_LOOP_EN;
  506. hs_ctl |= TWL4030_HF_CTL_HB_EN;
  507. twl4030_write(codec, reg, hs_ctl);
  508. } else {
  509. /* HF ramp-down */
  510. hs_ctl &= ~TWL4030_HF_CTL_LOOP_EN;
  511. hs_ctl &= ~TWL4030_HF_CTL_HB_EN;
  512. twl4030_write(codec, reg, hs_ctl);
  513. hs_ctl &= ~TWL4030_HF_CTL_RAMP_EN;
  514. twl4030_write(codec, reg, hs_ctl);
  515. udelay(40);
  516. hs_ctl &= ~TWL4030_HF_CTL_REF_EN;
  517. twl4030_write(codec, reg, hs_ctl);
  518. }
  519. }
  520. static int handsfreelpga_event(struct snd_soc_dapm_widget *w,
  521. struct snd_kcontrol *kcontrol, int event)
  522. {
  523. struct snd_soc_codec *codec = snd_soc_dapm_to_codec(w->dapm);
  524. switch (event) {
  525. case SND_SOC_DAPM_POST_PMU:
  526. handsfree_ramp(codec, TWL4030_REG_HFL_CTL, 1);
  527. break;
  528. case SND_SOC_DAPM_POST_PMD:
  529. handsfree_ramp(codec, TWL4030_REG_HFL_CTL, 0);
  530. break;
  531. }
  532. return 0;
  533. }
  534. static int handsfreerpga_event(struct snd_soc_dapm_widget *w,
  535. struct snd_kcontrol *kcontrol, int event)
  536. {
  537. struct snd_soc_codec *codec = snd_soc_dapm_to_codec(w->dapm);
  538. switch (event) {
  539. case SND_SOC_DAPM_POST_PMU:
  540. handsfree_ramp(codec, TWL4030_REG_HFR_CTL, 1);
  541. break;
  542. case SND_SOC_DAPM_POST_PMD:
  543. handsfree_ramp(codec, TWL4030_REG_HFR_CTL, 0);
  544. break;
  545. }
  546. return 0;
  547. }
  548. static int vibramux_event(struct snd_soc_dapm_widget *w,
  549. struct snd_kcontrol *kcontrol, int event)
  550. {
  551. struct snd_soc_codec *codec = snd_soc_dapm_to_codec(w->dapm);
  552. twl4030_write(codec, TWL4030_REG_VIBRA_SET, 0xff);
  553. return 0;
  554. }
  555. static int apll_event(struct snd_soc_dapm_widget *w,
  556. struct snd_kcontrol *kcontrol, int event)
  557. {
  558. struct snd_soc_codec *codec = snd_soc_dapm_to_codec(w->dapm);
  559. switch (event) {
  560. case SND_SOC_DAPM_PRE_PMU:
  561. twl4030_apll_enable(codec, 1);
  562. break;
  563. case SND_SOC_DAPM_POST_PMD:
  564. twl4030_apll_enable(codec, 0);
  565. break;
  566. }
  567. return 0;
  568. }
  569. static int aif_event(struct snd_soc_dapm_widget *w,
  570. struct snd_kcontrol *kcontrol, int event)
  571. {
  572. struct snd_soc_codec *codec = snd_soc_dapm_to_codec(w->dapm);
  573. u8 audio_if;
  574. audio_if = twl4030_read(codec, TWL4030_REG_AUDIO_IF);
  575. switch (event) {
  576. case SND_SOC_DAPM_PRE_PMU:
  577. /* Enable AIF */
  578. /* enable the PLL before we use it to clock the DAI */
  579. twl4030_apll_enable(codec, 1);
  580. twl4030_write(codec, TWL4030_REG_AUDIO_IF,
  581. audio_if | TWL4030_AIF_EN);
  582. break;
  583. case SND_SOC_DAPM_POST_PMD:
  584. /* disable the DAI before we stop it's source PLL */
  585. twl4030_write(codec, TWL4030_REG_AUDIO_IF,
  586. audio_if & ~TWL4030_AIF_EN);
  587. twl4030_apll_enable(codec, 0);
  588. break;
  589. }
  590. return 0;
  591. }
  592. static void headset_ramp(struct snd_soc_codec *codec, int ramp)
  593. {
  594. unsigned char hs_gain, hs_pop;
  595. struct twl4030_priv *twl4030 = snd_soc_codec_get_drvdata(codec);
  596. struct twl4030_codec_data *pdata = twl4030->pdata;
  597. /* Base values for ramp delay calculation: 2^19 - 2^26 */
  598. unsigned int ramp_base[] = {524288, 1048576, 2097152, 4194304,
  599. 8388608, 16777216, 33554432, 67108864};
  600. unsigned int delay;
  601. hs_gain = twl4030_read(codec, TWL4030_REG_HS_GAIN_SET);
  602. hs_pop = twl4030_read(codec, TWL4030_REG_HS_POPN_SET);
  603. delay = (ramp_base[(hs_pop & TWL4030_RAMP_DELAY) >> 2] /
  604. twl4030->sysclk) + 1;
  605. /* Enable external mute control, this dramatically reduces
  606. * the pop-noise */
  607. if (pdata && pdata->hs_extmute) {
  608. if (gpio_is_valid(pdata->hs_extmute_gpio)) {
  609. gpio_set_value(pdata->hs_extmute_gpio, 1);
  610. } else {
  611. hs_pop |= TWL4030_EXTMUTE;
  612. twl4030_write(codec, TWL4030_REG_HS_POPN_SET, hs_pop);
  613. }
  614. }
  615. if (ramp) {
  616. /* Headset ramp-up according to the TRM */
  617. hs_pop |= TWL4030_VMID_EN;
  618. twl4030_write(codec, TWL4030_REG_HS_POPN_SET, hs_pop);
  619. /* Actually write to the register */
  620. twl_i2c_write_u8(TWL4030_MODULE_AUDIO_VOICE, hs_gain,
  621. TWL4030_REG_HS_GAIN_SET);
  622. hs_pop |= TWL4030_RAMP_EN;
  623. twl4030_write(codec, TWL4030_REG_HS_POPN_SET, hs_pop);
  624. /* Wait ramp delay time + 1, so the VMID can settle */
  625. twl4030_wait_ms(delay);
  626. } else {
  627. /* Headset ramp-down _not_ according to
  628. * the TRM, but in a way that it is working */
  629. hs_pop &= ~TWL4030_RAMP_EN;
  630. twl4030_write(codec, TWL4030_REG_HS_POPN_SET, hs_pop);
  631. /* Wait ramp delay time + 1, so the VMID can settle */
  632. twl4030_wait_ms(delay);
  633. /* Bypass the reg_cache to mute the headset */
  634. twl_i2c_write_u8(TWL4030_MODULE_AUDIO_VOICE, hs_gain & (~0x0f),
  635. TWL4030_REG_HS_GAIN_SET);
  636. hs_pop &= ~TWL4030_VMID_EN;
  637. twl4030_write(codec, TWL4030_REG_HS_POPN_SET, hs_pop);
  638. }
  639. /* Disable external mute */
  640. if (pdata && pdata->hs_extmute) {
  641. if (gpio_is_valid(pdata->hs_extmute_gpio)) {
  642. gpio_set_value(pdata->hs_extmute_gpio, 0);
  643. } else {
  644. hs_pop &= ~TWL4030_EXTMUTE;
  645. twl4030_write(codec, TWL4030_REG_HS_POPN_SET, hs_pop);
  646. }
  647. }
  648. }
  649. static int headsetlpga_event(struct snd_soc_dapm_widget *w,
  650. struct snd_kcontrol *kcontrol, int event)
  651. {
  652. struct snd_soc_codec *codec = snd_soc_dapm_to_codec(w->dapm);
  653. struct twl4030_priv *twl4030 = snd_soc_codec_get_drvdata(codec);
  654. switch (event) {
  655. case SND_SOC_DAPM_POST_PMU:
  656. /* Do the ramp-up only once */
  657. if (!twl4030->hsr_enabled)
  658. headset_ramp(codec, 1);
  659. twl4030->hsl_enabled = 1;
  660. break;
  661. case SND_SOC_DAPM_POST_PMD:
  662. /* Do the ramp-down only if both headsetL/R is disabled */
  663. if (!twl4030->hsr_enabled)
  664. headset_ramp(codec, 0);
  665. twl4030->hsl_enabled = 0;
  666. break;
  667. }
  668. return 0;
  669. }
  670. static int headsetrpga_event(struct snd_soc_dapm_widget *w,
  671. struct snd_kcontrol *kcontrol, int event)
  672. {
  673. struct snd_soc_codec *codec = snd_soc_dapm_to_codec(w->dapm);
  674. struct twl4030_priv *twl4030 = snd_soc_codec_get_drvdata(codec);
  675. switch (event) {
  676. case SND_SOC_DAPM_POST_PMU:
  677. /* Do the ramp-up only once */
  678. if (!twl4030->hsl_enabled)
  679. headset_ramp(codec, 1);
  680. twl4030->hsr_enabled = 1;
  681. break;
  682. case SND_SOC_DAPM_POST_PMD:
  683. /* Do the ramp-down only if both headsetL/R is disabled */
  684. if (!twl4030->hsl_enabled)
  685. headset_ramp(codec, 0);
  686. twl4030->hsr_enabled = 0;
  687. break;
  688. }
  689. return 0;
  690. }
  691. static int digimic_event(struct snd_soc_dapm_widget *w,
  692. struct snd_kcontrol *kcontrol, int event)
  693. {
  694. struct snd_soc_codec *codec = snd_soc_dapm_to_codec(w->dapm);
  695. struct twl4030_priv *twl4030 = snd_soc_codec_get_drvdata(codec);
  696. struct twl4030_codec_data *pdata = twl4030->pdata;
  697. if (pdata && pdata->digimic_delay)
  698. twl4030_wait_ms(pdata->digimic_delay);
  699. return 0;
  700. }
  701. /*
  702. * Some of the gain controls in TWL (mostly those which are associated with
  703. * the outputs) are implemented in an interesting way:
  704. * 0x0 : Power down (mute)
  705. * 0x1 : 6dB
  706. * 0x2 : 0 dB
  707. * 0x3 : -6 dB
  708. * Inverting not going to help with these.
  709. * Custom volsw and volsw_2r get/put functions to handle these gain bits.
  710. */
  711. static int snd_soc_get_volsw_twl4030(struct snd_kcontrol *kcontrol,
  712. struct snd_ctl_elem_value *ucontrol)
  713. {
  714. struct soc_mixer_control *mc =
  715. (struct soc_mixer_control *)kcontrol->private_value;
  716. struct snd_soc_codec *codec = snd_soc_kcontrol_codec(kcontrol);
  717. unsigned int reg = mc->reg;
  718. unsigned int shift = mc->shift;
  719. unsigned int rshift = mc->rshift;
  720. int max = mc->max;
  721. int mask = (1 << fls(max)) - 1;
  722. ucontrol->value.integer.value[0] =
  723. (snd_soc_read(codec, reg) >> shift) & mask;
  724. if (ucontrol->value.integer.value[0])
  725. ucontrol->value.integer.value[0] =
  726. max + 1 - ucontrol->value.integer.value[0];
  727. if (shift != rshift) {
  728. ucontrol->value.integer.value[1] =
  729. (snd_soc_read(codec, reg) >> rshift) & mask;
  730. if (ucontrol->value.integer.value[1])
  731. ucontrol->value.integer.value[1] =
  732. max + 1 - ucontrol->value.integer.value[1];
  733. }
  734. return 0;
  735. }
  736. static int snd_soc_put_volsw_twl4030(struct snd_kcontrol *kcontrol,
  737. struct snd_ctl_elem_value *ucontrol)
  738. {
  739. struct soc_mixer_control *mc =
  740. (struct soc_mixer_control *)kcontrol->private_value;
  741. struct snd_soc_codec *codec = snd_soc_kcontrol_codec(kcontrol);
  742. unsigned int reg = mc->reg;
  743. unsigned int shift = mc->shift;
  744. unsigned int rshift = mc->rshift;
  745. int max = mc->max;
  746. int mask = (1 << fls(max)) - 1;
  747. unsigned short val, val2, val_mask;
  748. val = (ucontrol->value.integer.value[0] & mask);
  749. val_mask = mask << shift;
  750. if (val)
  751. val = max + 1 - val;
  752. val = val << shift;
  753. if (shift != rshift) {
  754. val2 = (ucontrol->value.integer.value[1] & mask);
  755. val_mask |= mask << rshift;
  756. if (val2)
  757. val2 = max + 1 - val2;
  758. val |= val2 << rshift;
  759. }
  760. return snd_soc_update_bits(codec, reg, val_mask, val);
  761. }
  762. static int snd_soc_get_volsw_r2_twl4030(struct snd_kcontrol *kcontrol,
  763. struct snd_ctl_elem_value *ucontrol)
  764. {
  765. struct soc_mixer_control *mc =
  766. (struct soc_mixer_control *)kcontrol->private_value;
  767. struct snd_soc_codec *codec = snd_soc_kcontrol_codec(kcontrol);
  768. unsigned int reg = mc->reg;
  769. unsigned int reg2 = mc->rreg;
  770. unsigned int shift = mc->shift;
  771. int max = mc->max;
  772. int mask = (1<<fls(max))-1;
  773. ucontrol->value.integer.value[0] =
  774. (snd_soc_read(codec, reg) >> shift) & mask;
  775. ucontrol->value.integer.value[1] =
  776. (snd_soc_read(codec, reg2) >> shift) & mask;
  777. if (ucontrol->value.integer.value[0])
  778. ucontrol->value.integer.value[0] =
  779. max + 1 - ucontrol->value.integer.value[0];
  780. if (ucontrol->value.integer.value[1])
  781. ucontrol->value.integer.value[1] =
  782. max + 1 - ucontrol->value.integer.value[1];
  783. return 0;
  784. }
  785. static int snd_soc_put_volsw_r2_twl4030(struct snd_kcontrol *kcontrol,
  786. struct snd_ctl_elem_value *ucontrol)
  787. {
  788. struct soc_mixer_control *mc =
  789. (struct soc_mixer_control *)kcontrol->private_value;
  790. struct snd_soc_codec *codec = snd_soc_kcontrol_codec(kcontrol);
  791. unsigned int reg = mc->reg;
  792. unsigned int reg2 = mc->rreg;
  793. unsigned int shift = mc->shift;
  794. int max = mc->max;
  795. int mask = (1 << fls(max)) - 1;
  796. int err;
  797. unsigned short val, val2, val_mask;
  798. val_mask = mask << shift;
  799. val = (ucontrol->value.integer.value[0] & mask);
  800. val2 = (ucontrol->value.integer.value[1] & mask);
  801. if (val)
  802. val = max + 1 - val;
  803. if (val2)
  804. val2 = max + 1 - val2;
  805. val = val << shift;
  806. val2 = val2 << shift;
  807. err = snd_soc_update_bits(codec, reg, val_mask, val);
  808. if (err < 0)
  809. return err;
  810. err = snd_soc_update_bits(codec, reg2, val_mask, val2);
  811. return err;
  812. }
  813. /* Codec operation modes */
  814. static const char *twl4030_op_modes_texts[] = {
  815. "Option 2 (voice/audio)", "Option 1 (audio)"
  816. };
  817. static SOC_ENUM_SINGLE_DECL(twl4030_op_modes_enum,
  818. TWL4030_REG_CODEC_MODE, 0,
  819. twl4030_op_modes_texts);
  820. static int snd_soc_put_twl4030_opmode_enum_double(struct snd_kcontrol *kcontrol,
  821. struct snd_ctl_elem_value *ucontrol)
  822. {
  823. struct snd_soc_codec *codec = snd_soc_kcontrol_codec(kcontrol);
  824. struct twl4030_priv *twl4030 = snd_soc_codec_get_drvdata(codec);
  825. if (twl4030->configured) {
  826. dev_err(codec->dev,
  827. "operation mode cannot be changed on-the-fly\n");
  828. return -EBUSY;
  829. }
  830. return snd_soc_put_enum_double(kcontrol, ucontrol);
  831. }
  832. /*
  833. * FGAIN volume control:
  834. * from -62 to 0 dB in 1 dB steps (mute instead of -63 dB)
  835. */
  836. static DECLARE_TLV_DB_SCALE(digital_fine_tlv, -6300, 100, 1);
  837. /*
  838. * CGAIN volume control:
  839. * 0 dB to 12 dB in 6 dB steps
  840. * value 2 and 3 means 12 dB
  841. */
  842. static DECLARE_TLV_DB_SCALE(digital_coarse_tlv, 0, 600, 0);
  843. /*
  844. * Voice Downlink GAIN volume control:
  845. * from -37 to 12 dB in 1 dB steps (mute instead of -37 dB)
  846. */
  847. static DECLARE_TLV_DB_SCALE(digital_voice_downlink_tlv, -3700, 100, 1);
  848. /*
  849. * Analog playback gain
  850. * -24 dB to 12 dB in 2 dB steps
  851. */
  852. static DECLARE_TLV_DB_SCALE(analog_tlv, -2400, 200, 0);
  853. /*
  854. * Gain controls tied to outputs
  855. * -6 dB to 6 dB in 6 dB steps (mute instead of -12)
  856. */
  857. static DECLARE_TLV_DB_SCALE(output_tvl, -1200, 600, 1);
  858. /*
  859. * Gain control for earpiece amplifier
  860. * 0 dB to 12 dB in 6 dB steps (mute instead of -6)
  861. */
  862. static DECLARE_TLV_DB_SCALE(output_ear_tvl, -600, 600, 1);
  863. /*
  864. * Capture gain after the ADCs
  865. * from 0 dB to 31 dB in 1 dB steps
  866. */
  867. static DECLARE_TLV_DB_SCALE(digital_capture_tlv, 0, 100, 0);
  868. /*
  869. * Gain control for input amplifiers
  870. * 0 dB to 30 dB in 6 dB steps
  871. */
  872. static DECLARE_TLV_DB_SCALE(input_gain_tlv, 0, 600, 0);
  873. /* AVADC clock priority */
  874. static const char *twl4030_avadc_clk_priority_texts[] = {
  875. "Voice high priority", "HiFi high priority"
  876. };
  877. static SOC_ENUM_SINGLE_DECL(twl4030_avadc_clk_priority_enum,
  878. TWL4030_REG_AVADC_CTL, 2,
  879. twl4030_avadc_clk_priority_texts);
  880. static const char *twl4030_rampdelay_texts[] = {
  881. "27/20/14 ms", "55/40/27 ms", "109/81/55 ms", "218/161/109 ms",
  882. "437/323/218 ms", "874/645/437 ms", "1748/1291/874 ms",
  883. "3495/2581/1748 ms"
  884. };
  885. static SOC_ENUM_SINGLE_DECL(twl4030_rampdelay_enum,
  886. TWL4030_REG_HS_POPN_SET, 2,
  887. twl4030_rampdelay_texts);
  888. /* Vibra H-bridge direction mode */
  889. static const char *twl4030_vibradirmode_texts[] = {
  890. "Vibra H-bridge direction", "Audio data MSB",
  891. };
  892. static SOC_ENUM_SINGLE_DECL(twl4030_vibradirmode_enum,
  893. TWL4030_REG_VIBRA_CTL, 5,
  894. twl4030_vibradirmode_texts);
  895. /* Vibra H-bridge direction */
  896. static const char *twl4030_vibradir_texts[] = {
  897. "Positive polarity", "Negative polarity",
  898. };
  899. static SOC_ENUM_SINGLE_DECL(twl4030_vibradir_enum,
  900. TWL4030_REG_VIBRA_CTL, 1,
  901. twl4030_vibradir_texts);
  902. /* Digimic Left and right swapping */
  903. static const char *twl4030_digimicswap_texts[] = {
  904. "Not swapped", "Swapped",
  905. };
  906. static SOC_ENUM_SINGLE_DECL(twl4030_digimicswap_enum,
  907. TWL4030_REG_MISC_SET_1, 0,
  908. twl4030_digimicswap_texts);
  909. static const struct snd_kcontrol_new twl4030_snd_controls[] = {
  910. /* Codec operation mode control */
  911. SOC_ENUM_EXT("Codec Operation Mode", twl4030_op_modes_enum,
  912. snd_soc_get_enum_double,
  913. snd_soc_put_twl4030_opmode_enum_double),
  914. /* Common playback gain controls */
  915. SOC_DOUBLE_R_TLV("DAC1 Digital Fine Playback Volume",
  916. TWL4030_REG_ARXL1PGA, TWL4030_REG_ARXR1PGA,
  917. 0, 0x3f, 0, digital_fine_tlv),
  918. SOC_DOUBLE_R_TLV("DAC2 Digital Fine Playback Volume",
  919. TWL4030_REG_ARXL2PGA, TWL4030_REG_ARXR2PGA,
  920. 0, 0x3f, 0, digital_fine_tlv),
  921. SOC_DOUBLE_R_TLV("DAC1 Digital Coarse Playback Volume",
  922. TWL4030_REG_ARXL1PGA, TWL4030_REG_ARXR1PGA,
  923. 6, 0x2, 0, digital_coarse_tlv),
  924. SOC_DOUBLE_R_TLV("DAC2 Digital Coarse Playback Volume",
  925. TWL4030_REG_ARXL2PGA, TWL4030_REG_ARXR2PGA,
  926. 6, 0x2, 0, digital_coarse_tlv),
  927. SOC_DOUBLE_R_TLV("DAC1 Analog Playback Volume",
  928. TWL4030_REG_ARXL1_APGA_CTL, TWL4030_REG_ARXR1_APGA_CTL,
  929. 3, 0x12, 1, analog_tlv),
  930. SOC_DOUBLE_R_TLV("DAC2 Analog Playback Volume",
  931. TWL4030_REG_ARXL2_APGA_CTL, TWL4030_REG_ARXR2_APGA_CTL,
  932. 3, 0x12, 1, analog_tlv),
  933. SOC_DOUBLE_R("DAC1 Analog Playback Switch",
  934. TWL4030_REG_ARXL1_APGA_CTL, TWL4030_REG_ARXR1_APGA_CTL,
  935. 1, 1, 0),
  936. SOC_DOUBLE_R("DAC2 Analog Playback Switch",
  937. TWL4030_REG_ARXL2_APGA_CTL, TWL4030_REG_ARXR2_APGA_CTL,
  938. 1, 1, 0),
  939. /* Common voice downlink gain controls */
  940. SOC_SINGLE_TLV("DAC Voice Digital Downlink Volume",
  941. TWL4030_REG_VRXPGA, 0, 0x31, 0, digital_voice_downlink_tlv),
  942. SOC_SINGLE_TLV("DAC Voice Analog Downlink Volume",
  943. TWL4030_REG_VDL_APGA_CTL, 3, 0x12, 1, analog_tlv),
  944. SOC_SINGLE("DAC Voice Analog Downlink Switch",
  945. TWL4030_REG_VDL_APGA_CTL, 1, 1, 0),
  946. /* Separate output gain controls */
  947. SOC_DOUBLE_R_EXT_TLV("PreDriv Playback Volume",
  948. TWL4030_REG_PREDL_CTL, TWL4030_REG_PREDR_CTL,
  949. 4, 3, 0, snd_soc_get_volsw_r2_twl4030,
  950. snd_soc_put_volsw_r2_twl4030, output_tvl),
  951. SOC_DOUBLE_EXT_TLV("Headset Playback Volume",
  952. TWL4030_REG_HS_GAIN_SET, 0, 2, 3, 0, snd_soc_get_volsw_twl4030,
  953. snd_soc_put_volsw_twl4030, output_tvl),
  954. SOC_DOUBLE_R_EXT_TLV("Carkit Playback Volume",
  955. TWL4030_REG_PRECKL_CTL, TWL4030_REG_PRECKR_CTL,
  956. 4, 3, 0, snd_soc_get_volsw_r2_twl4030,
  957. snd_soc_put_volsw_r2_twl4030, output_tvl),
  958. SOC_SINGLE_EXT_TLV("Earpiece Playback Volume",
  959. TWL4030_REG_EAR_CTL, 4, 3, 0, snd_soc_get_volsw_twl4030,
  960. snd_soc_put_volsw_twl4030, output_ear_tvl),
  961. /* Common capture gain controls */
  962. SOC_DOUBLE_R_TLV("TX1 Digital Capture Volume",
  963. TWL4030_REG_ATXL1PGA, TWL4030_REG_ATXR1PGA,
  964. 0, 0x1f, 0, digital_capture_tlv),
  965. SOC_DOUBLE_R_TLV("TX2 Digital Capture Volume",
  966. TWL4030_REG_AVTXL2PGA, TWL4030_REG_AVTXR2PGA,
  967. 0, 0x1f, 0, digital_capture_tlv),
  968. SOC_DOUBLE_TLV("Analog Capture Volume", TWL4030_REG_ANAMIC_GAIN,
  969. 0, 3, 5, 0, input_gain_tlv),
  970. SOC_ENUM("AVADC Clock Priority", twl4030_avadc_clk_priority_enum),
  971. SOC_ENUM("HS ramp delay", twl4030_rampdelay_enum),
  972. SOC_ENUM("Vibra H-bridge mode", twl4030_vibradirmode_enum),
  973. SOC_ENUM("Vibra H-bridge direction", twl4030_vibradir_enum),
  974. SOC_ENUM("Digimic LR Swap", twl4030_digimicswap_enum),
  975. };
  976. static const struct snd_soc_dapm_widget twl4030_dapm_widgets[] = {
  977. /* Left channel inputs */
  978. SND_SOC_DAPM_INPUT("MAINMIC"),
  979. SND_SOC_DAPM_INPUT("HSMIC"),
  980. SND_SOC_DAPM_INPUT("AUXL"),
  981. SND_SOC_DAPM_INPUT("CARKITMIC"),
  982. /* Right channel inputs */
  983. SND_SOC_DAPM_INPUT("SUBMIC"),
  984. SND_SOC_DAPM_INPUT("AUXR"),
  985. /* Digital microphones (Stereo) */
  986. SND_SOC_DAPM_INPUT("DIGIMIC0"),
  987. SND_SOC_DAPM_INPUT("DIGIMIC1"),
  988. /* Outputs */
  989. SND_SOC_DAPM_OUTPUT("EARPIECE"),
  990. SND_SOC_DAPM_OUTPUT("PREDRIVEL"),
  991. SND_SOC_DAPM_OUTPUT("PREDRIVER"),
  992. SND_SOC_DAPM_OUTPUT("HSOL"),
  993. SND_SOC_DAPM_OUTPUT("HSOR"),
  994. SND_SOC_DAPM_OUTPUT("CARKITL"),
  995. SND_SOC_DAPM_OUTPUT("CARKITR"),
  996. SND_SOC_DAPM_OUTPUT("HFL"),
  997. SND_SOC_DAPM_OUTPUT("HFR"),
  998. SND_SOC_DAPM_OUTPUT("VIBRA"),
  999. /* AIF and APLL clocks for running DAIs (including loopback) */
  1000. SND_SOC_DAPM_OUTPUT("Virtual HiFi OUT"),
  1001. SND_SOC_DAPM_INPUT("Virtual HiFi IN"),
  1002. SND_SOC_DAPM_OUTPUT("Virtual Voice OUT"),
  1003. /* DACs */
  1004. SND_SOC_DAPM_DAC("DAC Right1", NULL, SND_SOC_NOPM, 0, 0),
  1005. SND_SOC_DAPM_DAC("DAC Left1", NULL, SND_SOC_NOPM, 0, 0),
  1006. SND_SOC_DAPM_DAC("DAC Right2", NULL, SND_SOC_NOPM, 0, 0),
  1007. SND_SOC_DAPM_DAC("DAC Left2", NULL, SND_SOC_NOPM, 0, 0),
  1008. SND_SOC_DAPM_DAC("DAC Voice", NULL, SND_SOC_NOPM, 0, 0),
  1009. SND_SOC_DAPM_AIF_IN("VAIFIN", "Voice Playback", 0,
  1010. TWL4030_REG_VOICE_IF, 6, 0),
  1011. /* Analog bypasses */
  1012. SND_SOC_DAPM_SWITCH("Right1 Analog Loopback", SND_SOC_NOPM, 0, 0,
  1013. &twl4030_dapm_abypassr1_control),
  1014. SND_SOC_DAPM_SWITCH("Left1 Analog Loopback", SND_SOC_NOPM, 0, 0,
  1015. &twl4030_dapm_abypassl1_control),
  1016. SND_SOC_DAPM_SWITCH("Right2 Analog Loopback", SND_SOC_NOPM, 0, 0,
  1017. &twl4030_dapm_abypassr2_control),
  1018. SND_SOC_DAPM_SWITCH("Left2 Analog Loopback", SND_SOC_NOPM, 0, 0,
  1019. &twl4030_dapm_abypassl2_control),
  1020. SND_SOC_DAPM_SWITCH("Voice Analog Loopback", SND_SOC_NOPM, 0, 0,
  1021. &twl4030_dapm_abypassv_control),
  1022. /* Master analog loopback switch */
  1023. SND_SOC_DAPM_SUPPLY("FM Loop Enable", TWL4030_REG_MISC_SET_1, 5, 0,
  1024. NULL, 0),
  1025. /* Digital bypasses */
  1026. SND_SOC_DAPM_SWITCH("Left Digital Loopback", SND_SOC_NOPM, 0, 0,
  1027. &twl4030_dapm_dbypassl_control),
  1028. SND_SOC_DAPM_SWITCH("Right Digital Loopback", SND_SOC_NOPM, 0, 0,
  1029. &twl4030_dapm_dbypassr_control),
  1030. SND_SOC_DAPM_SWITCH("Voice Digital Loopback", SND_SOC_NOPM, 0, 0,
  1031. &twl4030_dapm_dbypassv_control),
  1032. /* Digital mixers, power control for the physical DACs */
  1033. SND_SOC_DAPM_MIXER("Digital R1 Playback Mixer",
  1034. TWL4030_REG_AVDAC_CTL, 0, 0, NULL, 0),
  1035. SND_SOC_DAPM_MIXER("Digital L1 Playback Mixer",
  1036. TWL4030_REG_AVDAC_CTL, 1, 0, NULL, 0),
  1037. SND_SOC_DAPM_MIXER("Digital R2 Playback Mixer",
  1038. TWL4030_REG_AVDAC_CTL, 2, 0, NULL, 0),
  1039. SND_SOC_DAPM_MIXER("Digital L2 Playback Mixer",
  1040. TWL4030_REG_AVDAC_CTL, 3, 0, NULL, 0),
  1041. SND_SOC_DAPM_MIXER("Digital Voice Playback Mixer",
  1042. TWL4030_REG_AVDAC_CTL, 4, 0, NULL, 0),
  1043. /* Analog mixers, power control for the physical PGAs */
  1044. SND_SOC_DAPM_MIXER("Analog R1 Playback Mixer",
  1045. TWL4030_REG_ARXR1_APGA_CTL, 0, 0, NULL, 0),
  1046. SND_SOC_DAPM_MIXER("Analog L1 Playback Mixer",
  1047. TWL4030_REG_ARXL1_APGA_CTL, 0, 0, NULL, 0),
  1048. SND_SOC_DAPM_MIXER("Analog R2 Playback Mixer",
  1049. TWL4030_REG_ARXR2_APGA_CTL, 0, 0, NULL, 0),
  1050. SND_SOC_DAPM_MIXER("Analog L2 Playback Mixer",
  1051. TWL4030_REG_ARXL2_APGA_CTL, 0, 0, NULL, 0),
  1052. SND_SOC_DAPM_MIXER("Analog Voice Playback Mixer",
  1053. TWL4030_REG_VDL_APGA_CTL, 0, 0, NULL, 0),
  1054. SND_SOC_DAPM_SUPPLY("APLL Enable", SND_SOC_NOPM, 0, 0, apll_event,
  1055. SND_SOC_DAPM_PRE_PMU|SND_SOC_DAPM_POST_PMD),
  1056. SND_SOC_DAPM_SUPPLY("AIF Enable", SND_SOC_NOPM, 0, 0, aif_event,
  1057. SND_SOC_DAPM_PRE_PMU|SND_SOC_DAPM_POST_PMD),
  1058. /* Output MIXER controls */
  1059. /* Earpiece */
  1060. SND_SOC_DAPM_MIXER("Earpiece Mixer", SND_SOC_NOPM, 0, 0,
  1061. &twl4030_dapm_earpiece_controls[0],
  1062. ARRAY_SIZE(twl4030_dapm_earpiece_controls)),
  1063. SND_SOC_DAPM_PGA_E("Earpiece PGA", SND_SOC_NOPM,
  1064. 0, 0, NULL, 0, earpiecepga_event,
  1065. SND_SOC_DAPM_POST_PMU|SND_SOC_DAPM_POST_PMD),
  1066. /* PreDrivL/R */
  1067. SND_SOC_DAPM_MIXER("PredriveL Mixer", SND_SOC_NOPM, 0, 0,
  1068. &twl4030_dapm_predrivel_controls[0],
  1069. ARRAY_SIZE(twl4030_dapm_predrivel_controls)),
  1070. SND_SOC_DAPM_PGA_E("PredriveL PGA", SND_SOC_NOPM,
  1071. 0, 0, NULL, 0, predrivelpga_event,
  1072. SND_SOC_DAPM_POST_PMU|SND_SOC_DAPM_POST_PMD),
  1073. SND_SOC_DAPM_MIXER("PredriveR Mixer", SND_SOC_NOPM, 0, 0,
  1074. &twl4030_dapm_predriver_controls[0],
  1075. ARRAY_SIZE(twl4030_dapm_predriver_controls)),
  1076. SND_SOC_DAPM_PGA_E("PredriveR PGA", SND_SOC_NOPM,
  1077. 0, 0, NULL, 0, predriverpga_event,
  1078. SND_SOC_DAPM_POST_PMU|SND_SOC_DAPM_POST_PMD),
  1079. /* HeadsetL/R */
  1080. SND_SOC_DAPM_MIXER("HeadsetL Mixer", SND_SOC_NOPM, 0, 0,
  1081. &twl4030_dapm_hsol_controls[0],
  1082. ARRAY_SIZE(twl4030_dapm_hsol_controls)),
  1083. SND_SOC_DAPM_PGA_E("HeadsetL PGA", SND_SOC_NOPM,
  1084. 0, 0, NULL, 0, headsetlpga_event,
  1085. SND_SOC_DAPM_POST_PMU|SND_SOC_DAPM_POST_PMD),
  1086. SND_SOC_DAPM_MIXER("HeadsetR Mixer", SND_SOC_NOPM, 0, 0,
  1087. &twl4030_dapm_hsor_controls[0],
  1088. ARRAY_SIZE(twl4030_dapm_hsor_controls)),
  1089. SND_SOC_DAPM_PGA_E("HeadsetR PGA", SND_SOC_NOPM,
  1090. 0, 0, NULL, 0, headsetrpga_event,
  1091. SND_SOC_DAPM_POST_PMU|SND_SOC_DAPM_POST_PMD),
  1092. /* CarkitL/R */
  1093. SND_SOC_DAPM_MIXER("CarkitL Mixer", SND_SOC_NOPM, 0, 0,
  1094. &twl4030_dapm_carkitl_controls[0],
  1095. ARRAY_SIZE(twl4030_dapm_carkitl_controls)),
  1096. SND_SOC_DAPM_PGA_E("CarkitL PGA", SND_SOC_NOPM,
  1097. 0, 0, NULL, 0, carkitlpga_event,
  1098. SND_SOC_DAPM_POST_PMU|SND_SOC_DAPM_POST_PMD),
  1099. SND_SOC_DAPM_MIXER("CarkitR Mixer", SND_SOC_NOPM, 0, 0,
  1100. &twl4030_dapm_carkitr_controls[0],
  1101. ARRAY_SIZE(twl4030_dapm_carkitr_controls)),
  1102. SND_SOC_DAPM_PGA_E("CarkitR PGA", SND_SOC_NOPM,
  1103. 0, 0, NULL, 0, carkitrpga_event,
  1104. SND_SOC_DAPM_POST_PMU|SND_SOC_DAPM_POST_PMD),
  1105. /* Output MUX controls */
  1106. /* HandsfreeL/R */
  1107. SND_SOC_DAPM_MUX("HandsfreeL Mux", SND_SOC_NOPM, 0, 0,
  1108. &twl4030_dapm_handsfreel_control),
  1109. SND_SOC_DAPM_SWITCH("HandsfreeL", SND_SOC_NOPM, 0, 0,
  1110. &twl4030_dapm_handsfreelmute_control),
  1111. SND_SOC_DAPM_PGA_E("HandsfreeL PGA", SND_SOC_NOPM,
  1112. 0, 0, NULL, 0, handsfreelpga_event,
  1113. SND_SOC_DAPM_POST_PMU|SND_SOC_DAPM_POST_PMD),
  1114. SND_SOC_DAPM_MUX("HandsfreeR Mux", SND_SOC_NOPM, 5, 0,
  1115. &twl4030_dapm_handsfreer_control),
  1116. SND_SOC_DAPM_SWITCH("HandsfreeR", SND_SOC_NOPM, 0, 0,
  1117. &twl4030_dapm_handsfreermute_control),
  1118. SND_SOC_DAPM_PGA_E("HandsfreeR PGA", SND_SOC_NOPM,
  1119. 0, 0, NULL, 0, handsfreerpga_event,
  1120. SND_SOC_DAPM_POST_PMU|SND_SOC_DAPM_POST_PMD),
  1121. /* Vibra */
  1122. SND_SOC_DAPM_MUX_E("Vibra Mux", TWL4030_REG_VIBRA_CTL, 0, 0,
  1123. &twl4030_dapm_vibra_control, vibramux_event,
  1124. SND_SOC_DAPM_PRE_PMU),
  1125. SND_SOC_DAPM_MUX("Vibra Route", SND_SOC_NOPM, 0, 0,
  1126. &twl4030_dapm_vibrapath_control),
  1127. /* Introducing four virtual ADC, since TWL4030 have four channel for
  1128. capture */
  1129. SND_SOC_DAPM_ADC("ADC Virtual Left1", NULL, SND_SOC_NOPM, 0, 0),
  1130. SND_SOC_DAPM_ADC("ADC Virtual Right1", NULL, SND_SOC_NOPM, 0, 0),
  1131. SND_SOC_DAPM_ADC("ADC Virtual Left2", NULL, SND_SOC_NOPM, 0, 0),
  1132. SND_SOC_DAPM_ADC("ADC Virtual Right2", NULL, SND_SOC_NOPM, 0, 0),
  1133. SND_SOC_DAPM_AIF_OUT("VAIFOUT", "Voice Capture", 0,
  1134. TWL4030_REG_VOICE_IF, 5, 0),
  1135. /* Analog/Digital mic path selection.
  1136. TX1 Left/Right: either analog Left/Right or Digimic0
  1137. TX2 Left/Right: either analog Left/Right or Digimic1 */
  1138. SND_SOC_DAPM_MUX("TX1 Capture Route", SND_SOC_NOPM, 0, 0,
  1139. &twl4030_dapm_micpathtx1_control),
  1140. SND_SOC_DAPM_MUX("TX2 Capture Route", SND_SOC_NOPM, 0, 0,
  1141. &twl4030_dapm_micpathtx2_control),
  1142. /* Analog input mixers for the capture amplifiers */
  1143. SND_SOC_DAPM_MIXER("Analog Left",
  1144. TWL4030_REG_ANAMICL, 4, 0,
  1145. &twl4030_dapm_analoglmic_controls[0],
  1146. ARRAY_SIZE(twl4030_dapm_analoglmic_controls)),
  1147. SND_SOC_DAPM_MIXER("Analog Right",
  1148. TWL4030_REG_ANAMICR, 4, 0,
  1149. &twl4030_dapm_analogrmic_controls[0],
  1150. ARRAY_SIZE(twl4030_dapm_analogrmic_controls)),
  1151. SND_SOC_DAPM_PGA("ADC Physical Left",
  1152. TWL4030_REG_AVADC_CTL, 3, 0, NULL, 0),
  1153. SND_SOC_DAPM_PGA("ADC Physical Right",
  1154. TWL4030_REG_AVADC_CTL, 1, 0, NULL, 0),
  1155. SND_SOC_DAPM_PGA_E("Digimic0 Enable",
  1156. TWL4030_REG_ADCMICSEL, 1, 0, NULL, 0,
  1157. digimic_event, SND_SOC_DAPM_POST_PMU),
  1158. SND_SOC_DAPM_PGA_E("Digimic1 Enable",
  1159. TWL4030_REG_ADCMICSEL, 3, 0, NULL, 0,
  1160. digimic_event, SND_SOC_DAPM_POST_PMU),
  1161. SND_SOC_DAPM_SUPPLY("micbias1 select", TWL4030_REG_MICBIAS_CTL, 5, 0,
  1162. NULL, 0),
  1163. SND_SOC_DAPM_SUPPLY("micbias2 select", TWL4030_REG_MICBIAS_CTL, 6, 0,
  1164. NULL, 0),
  1165. /* Microphone bias */
  1166. SND_SOC_DAPM_SUPPLY("Mic Bias 1",
  1167. TWL4030_REG_MICBIAS_CTL, 0, 0, NULL, 0),
  1168. SND_SOC_DAPM_SUPPLY("Mic Bias 2",
  1169. TWL4030_REG_MICBIAS_CTL, 1, 0, NULL, 0),
  1170. SND_SOC_DAPM_SUPPLY("Headset Mic Bias",
  1171. TWL4030_REG_MICBIAS_CTL, 2, 0, NULL, 0),
  1172. SND_SOC_DAPM_SUPPLY("VIF Enable", TWL4030_REG_VOICE_IF, 0, 0, NULL, 0),
  1173. };
  1174. static const struct snd_soc_dapm_route intercon[] = {
  1175. /* Stream -> DAC mapping */
  1176. {"DAC Right1", NULL, "HiFi Playback"},
  1177. {"DAC Left1", NULL, "HiFi Playback"},
  1178. {"DAC Right2", NULL, "HiFi Playback"},
  1179. {"DAC Left2", NULL, "HiFi Playback"},
  1180. {"DAC Voice", NULL, "VAIFIN"},
  1181. /* ADC -> Stream mapping */
  1182. {"HiFi Capture", NULL, "ADC Virtual Left1"},
  1183. {"HiFi Capture", NULL, "ADC Virtual Right1"},
  1184. {"HiFi Capture", NULL, "ADC Virtual Left2"},
  1185. {"HiFi Capture", NULL, "ADC Virtual Right2"},
  1186. {"VAIFOUT", NULL, "ADC Virtual Left2"},
  1187. {"VAIFOUT", NULL, "ADC Virtual Right2"},
  1188. {"VAIFOUT", NULL, "VIF Enable"},
  1189. {"Digital L1 Playback Mixer", NULL, "DAC Left1"},
  1190. {"Digital R1 Playback Mixer", NULL, "DAC Right1"},
  1191. {"Digital L2 Playback Mixer", NULL, "DAC Left2"},
  1192. {"Digital R2 Playback Mixer", NULL, "DAC Right2"},
  1193. {"Digital Voice Playback Mixer", NULL, "DAC Voice"},
  1194. /* Supply for the digital part (APLL) */
  1195. {"Digital Voice Playback Mixer", NULL, "APLL Enable"},
  1196. {"DAC Left1", NULL, "AIF Enable"},
  1197. {"DAC Right1", NULL, "AIF Enable"},
  1198. {"DAC Left2", NULL, "AIF Enable"},
  1199. {"DAC Right1", NULL, "AIF Enable"},
  1200. {"DAC Voice", NULL, "VIF Enable"},
  1201. {"Digital R2 Playback Mixer", NULL, "AIF Enable"},
  1202. {"Digital L2 Playback Mixer", NULL, "AIF Enable"},
  1203. {"Analog L1 Playback Mixer", NULL, "Digital L1 Playback Mixer"},
  1204. {"Analog R1 Playback Mixer", NULL, "Digital R1 Playback Mixer"},
  1205. {"Analog L2 Playback Mixer", NULL, "Digital L2 Playback Mixer"},
  1206. {"Analog R2 Playback Mixer", NULL, "Digital R2 Playback Mixer"},
  1207. {"Analog Voice Playback Mixer", NULL, "Digital Voice Playback Mixer"},
  1208. /* Internal playback routings */
  1209. /* Earpiece */
  1210. {"Earpiece Mixer", "Voice", "Analog Voice Playback Mixer"},
  1211. {"Earpiece Mixer", "AudioL1", "Analog L1 Playback Mixer"},
  1212. {"Earpiece Mixer", "AudioL2", "Analog L2 Playback Mixer"},
  1213. {"Earpiece Mixer", "AudioR1", "Analog R1 Playback Mixer"},
  1214. {"Earpiece PGA", NULL, "Earpiece Mixer"},
  1215. /* PreDrivL */
  1216. {"PredriveL Mixer", "Voice", "Analog Voice Playback Mixer"},
  1217. {"PredriveL Mixer", "AudioL1", "Analog L1 Playback Mixer"},
  1218. {"PredriveL Mixer", "AudioL2", "Analog L2 Playback Mixer"},
  1219. {"PredriveL Mixer", "AudioR2", "Analog R2 Playback Mixer"},
  1220. {"PredriveL PGA", NULL, "PredriveL Mixer"},
  1221. /* PreDrivR */
  1222. {"PredriveR Mixer", "Voice", "Analog Voice Playback Mixer"},
  1223. {"PredriveR Mixer", "AudioR1", "Analog R1 Playback Mixer"},
  1224. {"PredriveR Mixer", "AudioR2", "Analog R2 Playback Mixer"},
  1225. {"PredriveR Mixer", "AudioL2", "Analog L2 Playback Mixer"},
  1226. {"PredriveR PGA", NULL, "PredriveR Mixer"},
  1227. /* HeadsetL */
  1228. {"HeadsetL Mixer", "Voice", "Analog Voice Playback Mixer"},
  1229. {"HeadsetL Mixer", "AudioL1", "Analog L1 Playback Mixer"},
  1230. {"HeadsetL Mixer", "AudioL2", "Analog L2 Playback Mixer"},
  1231. {"HeadsetL PGA", NULL, "HeadsetL Mixer"},
  1232. /* HeadsetR */
  1233. {"HeadsetR Mixer", "Voice", "Analog Voice Playback Mixer"},
  1234. {"HeadsetR Mixer", "AudioR1", "Analog R1 Playback Mixer"},
  1235. {"HeadsetR Mixer", "AudioR2", "Analog R2 Playback Mixer"},
  1236. {"HeadsetR PGA", NULL, "HeadsetR Mixer"},
  1237. /* CarkitL */
  1238. {"CarkitL Mixer", "Voice", "Analog Voice Playback Mixer"},
  1239. {"CarkitL Mixer", "AudioL1", "Analog L1 Playback Mixer"},
  1240. {"CarkitL Mixer", "AudioL2", "Analog L2 Playback Mixer"},
  1241. {"CarkitL PGA", NULL, "CarkitL Mixer"},
  1242. /* CarkitR */
  1243. {"CarkitR Mixer", "Voice", "Analog Voice Playback Mixer"},
  1244. {"CarkitR Mixer", "AudioR1", "Analog R1 Playback Mixer"},
  1245. {"CarkitR Mixer", "AudioR2", "Analog R2 Playback Mixer"},
  1246. {"CarkitR PGA", NULL, "CarkitR Mixer"},
  1247. /* HandsfreeL */
  1248. {"HandsfreeL Mux", "Voice", "Analog Voice Playback Mixer"},
  1249. {"HandsfreeL Mux", "AudioL1", "Analog L1 Playback Mixer"},
  1250. {"HandsfreeL Mux", "AudioL2", "Analog L2 Playback Mixer"},
  1251. {"HandsfreeL Mux", "AudioR2", "Analog R2 Playback Mixer"},
  1252. {"HandsfreeL", "Switch", "HandsfreeL Mux"},
  1253. {"HandsfreeL PGA", NULL, "HandsfreeL"},
  1254. /* HandsfreeR */
  1255. {"HandsfreeR Mux", "Voice", "Analog Voice Playback Mixer"},
  1256. {"HandsfreeR Mux", "AudioR1", "Analog R1 Playback Mixer"},
  1257. {"HandsfreeR Mux", "AudioR2", "Analog R2 Playback Mixer"},
  1258. {"HandsfreeR Mux", "AudioL2", "Analog L2 Playback Mixer"},
  1259. {"HandsfreeR", "Switch", "HandsfreeR Mux"},
  1260. {"HandsfreeR PGA", NULL, "HandsfreeR"},
  1261. /* Vibra */
  1262. {"Vibra Mux", "AudioL1", "DAC Left1"},
  1263. {"Vibra Mux", "AudioR1", "DAC Right1"},
  1264. {"Vibra Mux", "AudioL2", "DAC Left2"},
  1265. {"Vibra Mux", "AudioR2", "DAC Right2"},
  1266. /* outputs */
  1267. /* Must be always connected (for AIF and APLL) */
  1268. {"Virtual HiFi OUT", NULL, "DAC Left1"},
  1269. {"Virtual HiFi OUT", NULL, "DAC Right1"},
  1270. {"Virtual HiFi OUT", NULL, "DAC Left2"},
  1271. {"Virtual HiFi OUT", NULL, "DAC Right2"},
  1272. /* Must be always connected (for APLL) */
  1273. {"Virtual Voice OUT", NULL, "Digital Voice Playback Mixer"},
  1274. /* Physical outputs */
  1275. {"EARPIECE", NULL, "Earpiece PGA"},
  1276. {"PREDRIVEL", NULL, "PredriveL PGA"},
  1277. {"PREDRIVER", NULL, "PredriveR PGA"},
  1278. {"HSOL", NULL, "HeadsetL PGA"},
  1279. {"HSOR", NULL, "HeadsetR PGA"},
  1280. {"CARKITL", NULL, "CarkitL PGA"},
  1281. {"CARKITR", NULL, "CarkitR PGA"},
  1282. {"HFL", NULL, "HandsfreeL PGA"},
  1283. {"HFR", NULL, "HandsfreeR PGA"},
  1284. {"Vibra Route", "Audio", "Vibra Mux"},
  1285. {"VIBRA", NULL, "Vibra Route"},
  1286. /* Capture path */
  1287. /* Must be always connected (for AIF and APLL) */
  1288. {"ADC Virtual Left1", NULL, "Virtual HiFi IN"},
  1289. {"ADC Virtual Right1", NULL, "Virtual HiFi IN"},
  1290. {"ADC Virtual Left2", NULL, "Virtual HiFi IN"},
  1291. {"ADC Virtual Right2", NULL, "Virtual HiFi IN"},
  1292. /* Physical inputs */
  1293. {"Analog Left", "Main Mic Capture Switch", "MAINMIC"},
  1294. {"Analog Left", "Headset Mic Capture Switch", "HSMIC"},
  1295. {"Analog Left", "AUXL Capture Switch", "AUXL"},
  1296. {"Analog Left", "Carkit Mic Capture Switch", "CARKITMIC"},
  1297. {"Analog Right", "Sub Mic Capture Switch", "SUBMIC"},
  1298. {"Analog Right", "AUXR Capture Switch", "AUXR"},
  1299. {"ADC Physical Left", NULL, "Analog Left"},
  1300. {"ADC Physical Right", NULL, "Analog Right"},
  1301. {"Digimic0 Enable", NULL, "DIGIMIC0"},
  1302. {"Digimic1 Enable", NULL, "DIGIMIC1"},
  1303. {"DIGIMIC0", NULL, "micbias1 select"},
  1304. {"DIGIMIC1", NULL, "micbias2 select"},
  1305. /* TX1 Left capture path */
  1306. {"TX1 Capture Route", "Analog", "ADC Physical Left"},
  1307. {"TX1 Capture Route", "Digimic0", "Digimic0 Enable"},
  1308. /* TX1 Right capture path */
  1309. {"TX1 Capture Route", "Analog", "ADC Physical Right"},
  1310. {"TX1 Capture Route", "Digimic0", "Digimic0 Enable"},
  1311. /* TX2 Left capture path */
  1312. {"TX2 Capture Route", "Analog", "ADC Physical Left"},
  1313. {"TX2 Capture Route", "Digimic1", "Digimic1 Enable"},
  1314. /* TX2 Right capture path */
  1315. {"TX2 Capture Route", "Analog", "ADC Physical Right"},
  1316. {"TX2 Capture Route", "Digimic1", "Digimic1 Enable"},
  1317. {"ADC Virtual Left1", NULL, "TX1 Capture Route"},
  1318. {"ADC Virtual Right1", NULL, "TX1 Capture Route"},
  1319. {"ADC Virtual Left2", NULL, "TX2 Capture Route"},
  1320. {"ADC Virtual Right2", NULL, "TX2 Capture Route"},
  1321. {"ADC Virtual Left1", NULL, "AIF Enable"},
  1322. {"ADC Virtual Right1", NULL, "AIF Enable"},
  1323. {"ADC Virtual Left2", NULL, "AIF Enable"},
  1324. {"ADC Virtual Right2", NULL, "AIF Enable"},
  1325. /* Analog bypass routes */
  1326. {"Right1 Analog Loopback", "Switch", "Analog Right"},
  1327. {"Left1 Analog Loopback", "Switch", "Analog Left"},
  1328. {"Right2 Analog Loopback", "Switch", "Analog Right"},
  1329. {"Left2 Analog Loopback", "Switch", "Analog Left"},
  1330. {"Voice Analog Loopback", "Switch", "Analog Left"},
  1331. /* Supply for the Analog loopbacks */
  1332. {"Right1 Analog Loopback", NULL, "FM Loop Enable"},
  1333. {"Left1 Analog Loopback", NULL, "FM Loop Enable"},
  1334. {"Right2 Analog Loopback", NULL, "FM Loop Enable"},
  1335. {"Left2 Analog Loopback", NULL, "FM Loop Enable"},
  1336. {"Voice Analog Loopback", NULL, "FM Loop Enable"},
  1337. {"Analog R1 Playback Mixer", NULL, "Right1 Analog Loopback"},
  1338. {"Analog L1 Playback Mixer", NULL, "Left1 Analog Loopback"},
  1339. {"Analog R2 Playback Mixer", NULL, "Right2 Analog Loopback"},
  1340. {"Analog L2 Playback Mixer", NULL, "Left2 Analog Loopback"},
  1341. {"Analog Voice Playback Mixer", NULL, "Voice Analog Loopback"},
  1342. /* Digital bypass routes */
  1343. {"Right Digital Loopback", "Volume", "TX1 Capture Route"},
  1344. {"Left Digital Loopback", "Volume", "TX1 Capture Route"},
  1345. {"Voice Digital Loopback", "Volume", "TX2 Capture Route"},
  1346. {"Digital R2 Playback Mixer", NULL, "Right Digital Loopback"},
  1347. {"Digital L2 Playback Mixer", NULL, "Left Digital Loopback"},
  1348. {"Digital Voice Playback Mixer", NULL, "Voice Digital Loopback"},
  1349. };
  1350. static int twl4030_set_bias_level(struct snd_soc_codec *codec,
  1351. enum snd_soc_bias_level level)
  1352. {
  1353. switch (level) {
  1354. case SND_SOC_BIAS_ON:
  1355. break;
  1356. case SND_SOC_BIAS_PREPARE:
  1357. break;
  1358. case SND_SOC_BIAS_STANDBY:
  1359. if (snd_soc_codec_get_bias_level(codec) == SND_SOC_BIAS_OFF)
  1360. twl4030_codec_enable(codec, 1);
  1361. break;
  1362. case SND_SOC_BIAS_OFF:
  1363. twl4030_codec_enable(codec, 0);
  1364. break;
  1365. }
  1366. return 0;
  1367. }
  1368. static void twl4030_constraints(struct twl4030_priv *twl4030,
  1369. struct snd_pcm_substream *mst_substream)
  1370. {
  1371. struct snd_pcm_substream *slv_substream;
  1372. /* Pick the stream, which need to be constrained */
  1373. if (mst_substream == twl4030->master_substream)
  1374. slv_substream = twl4030->slave_substream;
  1375. else if (mst_substream == twl4030->slave_substream)
  1376. slv_substream = twl4030->master_substream;
  1377. else /* This should not happen.. */
  1378. return;
  1379. /* Set the constraints according to the already configured stream */
  1380. snd_pcm_hw_constraint_single(slv_substream->runtime,
  1381. SNDRV_PCM_HW_PARAM_RATE,
  1382. twl4030->rate);
  1383. snd_pcm_hw_constraint_single(slv_substream->runtime,
  1384. SNDRV_PCM_HW_PARAM_SAMPLE_BITS,
  1385. twl4030->sample_bits);
  1386. snd_pcm_hw_constraint_single(slv_substream->runtime,
  1387. SNDRV_PCM_HW_PARAM_CHANNELS,
  1388. twl4030->channels);
  1389. }
  1390. /* In case of 4 channel mode, the RX1 L/R for playback and the TX2 L/R for
  1391. * capture has to be enabled/disabled. */
  1392. static void twl4030_tdm_enable(struct snd_soc_codec *codec, int direction,
  1393. int enable)
  1394. {
  1395. u8 reg, mask;
  1396. reg = twl4030_read(codec, TWL4030_REG_OPTION);
  1397. if (direction == SNDRV_PCM_STREAM_PLAYBACK)
  1398. mask = TWL4030_ARXL1_VRX_EN | TWL4030_ARXR1_EN;
  1399. else
  1400. mask = TWL4030_ATXL2_VTXL_EN | TWL4030_ATXR2_VTXR_EN;
  1401. if (enable)
  1402. reg |= mask;
  1403. else
  1404. reg &= ~mask;
  1405. twl4030_write(codec, TWL4030_REG_OPTION, reg);
  1406. }
  1407. static int twl4030_startup(struct snd_pcm_substream *substream,
  1408. struct snd_soc_dai *dai)
  1409. {
  1410. struct snd_soc_codec *codec = dai->codec;
  1411. struct twl4030_priv *twl4030 = snd_soc_codec_get_drvdata(codec);
  1412. if (twl4030->master_substream) {
  1413. twl4030->slave_substream = substream;
  1414. /* The DAI has one configuration for playback and capture, so
  1415. * if the DAI has been already configured then constrain this
  1416. * substream to match it. */
  1417. if (twl4030->configured)
  1418. twl4030_constraints(twl4030, twl4030->master_substream);
  1419. } else {
  1420. if (!(twl4030_read(codec, TWL4030_REG_CODEC_MODE) &
  1421. TWL4030_OPTION_1)) {
  1422. /* In option2 4 channel is not supported, set the
  1423. * constraint for the first stream for channels, the
  1424. * second stream will 'inherit' this cosntraint */
  1425. snd_pcm_hw_constraint_single(substream->runtime,
  1426. SNDRV_PCM_HW_PARAM_CHANNELS,
  1427. 2);
  1428. }
  1429. twl4030->master_substream = substream;
  1430. }
  1431. return 0;
  1432. }
  1433. static void twl4030_shutdown(struct snd_pcm_substream *substream,
  1434. struct snd_soc_dai *dai)
  1435. {
  1436. struct snd_soc_codec *codec = dai->codec;
  1437. struct twl4030_priv *twl4030 = snd_soc_codec_get_drvdata(codec);
  1438. if (twl4030->master_substream == substream)
  1439. twl4030->master_substream = twl4030->slave_substream;
  1440. twl4030->slave_substream = NULL;
  1441. /* If all streams are closed, or the remaining stream has not yet
  1442. * been configured than set the DAI as not configured. */
  1443. if (!twl4030->master_substream)
  1444. twl4030->configured = 0;
  1445. else if (!twl4030->master_substream->runtime->channels)
  1446. twl4030->configured = 0;
  1447. /* If the closing substream had 4 channel, do the necessary cleanup */
  1448. if (substream->runtime->channels == 4)
  1449. twl4030_tdm_enable(codec, substream->stream, 0);
  1450. }
  1451. static int twl4030_hw_params(struct snd_pcm_substream *substream,
  1452. struct snd_pcm_hw_params *params,
  1453. struct snd_soc_dai *dai)
  1454. {
  1455. struct snd_soc_codec *codec = dai->codec;
  1456. struct twl4030_priv *twl4030 = snd_soc_codec_get_drvdata(codec);
  1457. u8 mode, old_mode, format, old_format;
  1458. /* If the substream has 4 channel, do the necessary setup */
  1459. if (params_channels(params) == 4) {
  1460. format = twl4030_read(codec, TWL4030_REG_AUDIO_IF);
  1461. mode = twl4030_read(codec, TWL4030_REG_CODEC_MODE);
  1462. /* Safety check: are we in the correct operating mode and
  1463. * the interface is in TDM mode? */
  1464. if ((mode & TWL4030_OPTION_1) &&
  1465. ((format & TWL4030_AIF_FORMAT) == TWL4030_AIF_FORMAT_TDM))
  1466. twl4030_tdm_enable(codec, substream->stream, 1);
  1467. else
  1468. return -EINVAL;
  1469. }
  1470. if (twl4030->configured)
  1471. /* Ignoring hw_params for already configured DAI */
  1472. return 0;
  1473. /* bit rate */
  1474. old_mode = twl4030_read(codec,
  1475. TWL4030_REG_CODEC_MODE) & ~TWL4030_CODECPDZ;
  1476. mode = old_mode & ~TWL4030_APLL_RATE;
  1477. switch (params_rate(params)) {
  1478. case 8000:
  1479. mode |= TWL4030_APLL_RATE_8000;
  1480. break;
  1481. case 11025:
  1482. mode |= TWL4030_APLL_RATE_11025;
  1483. break;
  1484. case 12000:
  1485. mode |= TWL4030_APLL_RATE_12000;
  1486. break;
  1487. case 16000:
  1488. mode |= TWL4030_APLL_RATE_16000;
  1489. break;
  1490. case 22050:
  1491. mode |= TWL4030_APLL_RATE_22050;
  1492. break;
  1493. case 24000:
  1494. mode |= TWL4030_APLL_RATE_24000;
  1495. break;
  1496. case 32000:
  1497. mode |= TWL4030_APLL_RATE_32000;
  1498. break;
  1499. case 44100:
  1500. mode |= TWL4030_APLL_RATE_44100;
  1501. break;
  1502. case 48000:
  1503. mode |= TWL4030_APLL_RATE_48000;
  1504. break;
  1505. case 96000:
  1506. mode |= TWL4030_APLL_RATE_96000;
  1507. break;
  1508. default:
  1509. dev_err(codec->dev, "%s: unknown rate %d\n", __func__,
  1510. params_rate(params));
  1511. return -EINVAL;
  1512. }
  1513. /* sample size */
  1514. old_format = twl4030_read(codec, TWL4030_REG_AUDIO_IF);
  1515. format = old_format;
  1516. format &= ~TWL4030_DATA_WIDTH;
  1517. switch (params_width(params)) {
  1518. case 16:
  1519. format |= TWL4030_DATA_WIDTH_16S_16W;
  1520. break;
  1521. case 32:
  1522. format |= TWL4030_DATA_WIDTH_32S_24W;
  1523. break;
  1524. default:
  1525. dev_err(codec->dev, "%s: unsupported bits/sample %d\n",
  1526. __func__, params_width(params));
  1527. return -EINVAL;
  1528. }
  1529. if (format != old_format || mode != old_mode) {
  1530. if (twl4030->codec_powered) {
  1531. /*
  1532. * If the codec is powered, than we need to toggle the
  1533. * codec power.
  1534. */
  1535. twl4030_codec_enable(codec, 0);
  1536. twl4030_write(codec, TWL4030_REG_CODEC_MODE, mode);
  1537. twl4030_write(codec, TWL4030_REG_AUDIO_IF, format);
  1538. twl4030_codec_enable(codec, 1);
  1539. } else {
  1540. twl4030_write(codec, TWL4030_REG_CODEC_MODE, mode);
  1541. twl4030_write(codec, TWL4030_REG_AUDIO_IF, format);
  1542. }
  1543. }
  1544. /* Store the important parameters for the DAI configuration and set
  1545. * the DAI as configured */
  1546. twl4030->configured = 1;
  1547. twl4030->rate = params_rate(params);
  1548. twl4030->sample_bits = hw_param_interval(params,
  1549. SNDRV_PCM_HW_PARAM_SAMPLE_BITS)->min;
  1550. twl4030->channels = params_channels(params);
  1551. /* If both playback and capture streams are open, and one of them
  1552. * is setting the hw parameters right now (since we are here), set
  1553. * constraints to the other stream to match the current one. */
  1554. if (twl4030->slave_substream)
  1555. twl4030_constraints(twl4030, substream);
  1556. return 0;
  1557. }
  1558. static int twl4030_set_dai_sysclk(struct snd_soc_dai *codec_dai, int clk_id,
  1559. unsigned int freq, int dir)
  1560. {
  1561. struct snd_soc_codec *codec = codec_dai->codec;
  1562. struct twl4030_priv *twl4030 = snd_soc_codec_get_drvdata(codec);
  1563. switch (freq) {
  1564. case 19200000:
  1565. case 26000000:
  1566. case 38400000:
  1567. break;
  1568. default:
  1569. dev_err(codec->dev, "Unsupported HFCLKIN: %u\n", freq);
  1570. return -EINVAL;
  1571. }
  1572. if ((freq / 1000) != twl4030->sysclk) {
  1573. dev_err(codec->dev,
  1574. "Mismatch in HFCLKIN: %u (configured: %u)\n",
  1575. freq, twl4030->sysclk * 1000);
  1576. return -EINVAL;
  1577. }
  1578. return 0;
  1579. }
  1580. static int twl4030_set_dai_fmt(struct snd_soc_dai *codec_dai, unsigned int fmt)
  1581. {
  1582. struct snd_soc_codec *codec = codec_dai->codec;
  1583. struct twl4030_priv *twl4030 = snd_soc_codec_get_drvdata(codec);
  1584. u8 old_format, format;
  1585. /* get format */
  1586. old_format = twl4030_read(codec, TWL4030_REG_AUDIO_IF);
  1587. format = old_format;
  1588. /* set master/slave audio interface */
  1589. switch (fmt & SND_SOC_DAIFMT_MASTER_MASK) {
  1590. case SND_SOC_DAIFMT_CBM_CFM:
  1591. format &= ~(TWL4030_AIF_SLAVE_EN);
  1592. format &= ~(TWL4030_CLK256FS_EN);
  1593. break;
  1594. case SND_SOC_DAIFMT_CBS_CFS:
  1595. format |= TWL4030_AIF_SLAVE_EN;
  1596. format |= TWL4030_CLK256FS_EN;
  1597. break;
  1598. default:
  1599. return -EINVAL;
  1600. }
  1601. /* interface format */
  1602. format &= ~TWL4030_AIF_FORMAT;
  1603. switch (fmt & SND_SOC_DAIFMT_FORMAT_MASK) {
  1604. case SND_SOC_DAIFMT_I2S:
  1605. format |= TWL4030_AIF_FORMAT_CODEC;
  1606. break;
  1607. case SND_SOC_DAIFMT_DSP_A:
  1608. format |= TWL4030_AIF_FORMAT_TDM;
  1609. break;
  1610. default:
  1611. return -EINVAL;
  1612. }
  1613. if (format != old_format) {
  1614. if (twl4030->codec_powered) {
  1615. /*
  1616. * If the codec is powered, than we need to toggle the
  1617. * codec power.
  1618. */
  1619. twl4030_codec_enable(codec, 0);
  1620. twl4030_write(codec, TWL4030_REG_AUDIO_IF, format);
  1621. twl4030_codec_enable(codec, 1);
  1622. } else {
  1623. twl4030_write(codec, TWL4030_REG_AUDIO_IF, format);
  1624. }
  1625. }
  1626. return 0;
  1627. }
  1628. static int twl4030_set_tristate(struct snd_soc_dai *dai, int tristate)
  1629. {
  1630. struct snd_soc_codec *codec = dai->codec;
  1631. u8 reg = twl4030_read(codec, TWL4030_REG_AUDIO_IF);
  1632. if (tristate)
  1633. reg |= TWL4030_AIF_TRI_EN;
  1634. else
  1635. reg &= ~TWL4030_AIF_TRI_EN;
  1636. return twl4030_write(codec, TWL4030_REG_AUDIO_IF, reg);
  1637. }
  1638. /* In case of voice mode, the RX1 L(VRX) for downlink and the TX2 L/R
  1639. * (VTXL, VTXR) for uplink has to be enabled/disabled. */
  1640. static void twl4030_voice_enable(struct snd_soc_codec *codec, int direction,
  1641. int enable)
  1642. {
  1643. u8 reg, mask;
  1644. reg = twl4030_read(codec, TWL4030_REG_OPTION);
  1645. if (direction == SNDRV_PCM_STREAM_PLAYBACK)
  1646. mask = TWL4030_ARXL1_VRX_EN;
  1647. else
  1648. mask = TWL4030_ATXL2_VTXL_EN | TWL4030_ATXR2_VTXR_EN;
  1649. if (enable)
  1650. reg |= mask;
  1651. else
  1652. reg &= ~mask;
  1653. twl4030_write(codec, TWL4030_REG_OPTION, reg);
  1654. }
  1655. static int twl4030_voice_startup(struct snd_pcm_substream *substream,
  1656. struct snd_soc_dai *dai)
  1657. {
  1658. struct snd_soc_codec *codec = dai->codec;
  1659. struct twl4030_priv *twl4030 = snd_soc_codec_get_drvdata(codec);
  1660. u8 mode;
  1661. /* If the system master clock is not 26MHz, the voice PCM interface is
  1662. * not available.
  1663. */
  1664. if (twl4030->sysclk != 26000) {
  1665. dev_err(codec->dev,
  1666. "%s: HFCLKIN is %u KHz, voice interface needs 26MHz\n",
  1667. __func__, twl4030->sysclk);
  1668. return -EINVAL;
  1669. }
  1670. /* If the codec mode is not option2, the voice PCM interface is not
  1671. * available.
  1672. */
  1673. mode = twl4030_read(codec, TWL4030_REG_CODEC_MODE)
  1674. & TWL4030_OPT_MODE;
  1675. if (mode != TWL4030_OPTION_2) {
  1676. dev_err(codec->dev, "%s: the codec mode is not option2\n",
  1677. __func__);
  1678. return -EINVAL;
  1679. }
  1680. return 0;
  1681. }
  1682. static void twl4030_voice_shutdown(struct snd_pcm_substream *substream,
  1683. struct snd_soc_dai *dai)
  1684. {
  1685. struct snd_soc_codec *codec = dai->codec;
  1686. /* Enable voice digital filters */
  1687. twl4030_voice_enable(codec, substream->stream, 0);
  1688. }
  1689. static int twl4030_voice_hw_params(struct snd_pcm_substream *substream,
  1690. struct snd_pcm_hw_params *params,
  1691. struct snd_soc_dai *dai)
  1692. {
  1693. struct snd_soc_codec *codec = dai->codec;
  1694. struct twl4030_priv *twl4030 = snd_soc_codec_get_drvdata(codec);
  1695. u8 old_mode, mode;
  1696. /* Enable voice digital filters */
  1697. twl4030_voice_enable(codec, substream->stream, 1);
  1698. /* bit rate */
  1699. old_mode = twl4030_read(codec,
  1700. TWL4030_REG_CODEC_MODE) & ~TWL4030_CODECPDZ;
  1701. mode = old_mode;
  1702. switch (params_rate(params)) {
  1703. case 8000:
  1704. mode &= ~(TWL4030_SEL_16K);
  1705. break;
  1706. case 16000:
  1707. mode |= TWL4030_SEL_16K;
  1708. break;
  1709. default:
  1710. dev_err(codec->dev, "%s: unknown rate %d\n", __func__,
  1711. params_rate(params));
  1712. return -EINVAL;
  1713. }
  1714. if (mode != old_mode) {
  1715. if (twl4030->codec_powered) {
  1716. /*
  1717. * If the codec is powered, than we need to toggle the
  1718. * codec power.
  1719. */
  1720. twl4030_codec_enable(codec, 0);
  1721. twl4030_write(codec, TWL4030_REG_CODEC_MODE, mode);
  1722. twl4030_codec_enable(codec, 1);
  1723. } else {
  1724. twl4030_write(codec, TWL4030_REG_CODEC_MODE, mode);
  1725. }
  1726. }
  1727. return 0;
  1728. }
  1729. static int twl4030_voice_set_dai_sysclk(struct snd_soc_dai *codec_dai,
  1730. int clk_id, unsigned int freq, int dir)
  1731. {
  1732. struct snd_soc_codec *codec = codec_dai->codec;
  1733. struct twl4030_priv *twl4030 = snd_soc_codec_get_drvdata(codec);
  1734. if (freq != 26000000) {
  1735. dev_err(codec->dev,
  1736. "%s: HFCLKIN is %u KHz, voice interface needs 26MHz\n",
  1737. __func__, freq / 1000);
  1738. return -EINVAL;
  1739. }
  1740. if ((freq / 1000) != twl4030->sysclk) {
  1741. dev_err(codec->dev,
  1742. "Mismatch in HFCLKIN: %u (configured: %u)\n",
  1743. freq, twl4030->sysclk * 1000);
  1744. return -EINVAL;
  1745. }
  1746. return 0;
  1747. }
  1748. static int twl4030_voice_set_dai_fmt(struct snd_soc_dai *codec_dai,
  1749. unsigned int fmt)
  1750. {
  1751. struct snd_soc_codec *codec = codec_dai->codec;
  1752. struct twl4030_priv *twl4030 = snd_soc_codec_get_drvdata(codec);
  1753. u8 old_format, format;
  1754. /* get format */
  1755. old_format = twl4030_read(codec, TWL4030_REG_VOICE_IF);
  1756. format = old_format;
  1757. /* set master/slave audio interface */
  1758. switch (fmt & SND_SOC_DAIFMT_MASTER_MASK) {
  1759. case SND_SOC_DAIFMT_CBM_CFM:
  1760. format &= ~(TWL4030_VIF_SLAVE_EN);
  1761. break;
  1762. case SND_SOC_DAIFMT_CBS_CFS:
  1763. format |= TWL4030_VIF_SLAVE_EN;
  1764. break;
  1765. default:
  1766. return -EINVAL;
  1767. }
  1768. /* clock inversion */
  1769. switch (fmt & SND_SOC_DAIFMT_INV_MASK) {
  1770. case SND_SOC_DAIFMT_IB_NF:
  1771. format &= ~(TWL4030_VIF_FORMAT);
  1772. break;
  1773. case SND_SOC_DAIFMT_NB_IF:
  1774. format |= TWL4030_VIF_FORMAT;
  1775. break;
  1776. default:
  1777. return -EINVAL;
  1778. }
  1779. if (format != old_format) {
  1780. if (twl4030->codec_powered) {
  1781. /*
  1782. * If the codec is powered, than we need to toggle the
  1783. * codec power.
  1784. */
  1785. twl4030_codec_enable(codec, 0);
  1786. twl4030_write(codec, TWL4030_REG_VOICE_IF, format);
  1787. twl4030_codec_enable(codec, 1);
  1788. } else {
  1789. twl4030_write(codec, TWL4030_REG_VOICE_IF, format);
  1790. }
  1791. }
  1792. return 0;
  1793. }
  1794. static int twl4030_voice_set_tristate(struct snd_soc_dai *dai, int tristate)
  1795. {
  1796. struct snd_soc_codec *codec = dai->codec;
  1797. u8 reg = twl4030_read(codec, TWL4030_REG_VOICE_IF);
  1798. if (tristate)
  1799. reg |= TWL4030_VIF_TRI_EN;
  1800. else
  1801. reg &= ~TWL4030_VIF_TRI_EN;
  1802. return twl4030_write(codec, TWL4030_REG_VOICE_IF, reg);
  1803. }
  1804. #define TWL4030_RATES (SNDRV_PCM_RATE_8000_48000)
  1805. #define TWL4030_FORMATS (SNDRV_PCM_FMTBIT_S16_LE | SNDRV_PCM_FMTBIT_S32_LE)
  1806. static const struct snd_soc_dai_ops twl4030_dai_hifi_ops = {
  1807. .startup = twl4030_startup,
  1808. .shutdown = twl4030_shutdown,
  1809. .hw_params = twl4030_hw_params,
  1810. .set_sysclk = twl4030_set_dai_sysclk,
  1811. .set_fmt = twl4030_set_dai_fmt,
  1812. .set_tristate = twl4030_set_tristate,
  1813. };
  1814. static const struct snd_soc_dai_ops twl4030_dai_voice_ops = {
  1815. .startup = twl4030_voice_startup,
  1816. .shutdown = twl4030_voice_shutdown,
  1817. .hw_params = twl4030_voice_hw_params,
  1818. .set_sysclk = twl4030_voice_set_dai_sysclk,
  1819. .set_fmt = twl4030_voice_set_dai_fmt,
  1820. .set_tristate = twl4030_voice_set_tristate,
  1821. };
  1822. static struct snd_soc_dai_driver twl4030_dai[] = {
  1823. {
  1824. .name = "twl4030-hifi",
  1825. .playback = {
  1826. .stream_name = "HiFi Playback",
  1827. .channels_min = 2,
  1828. .channels_max = 4,
  1829. .rates = TWL4030_RATES | SNDRV_PCM_RATE_96000,
  1830. .formats = TWL4030_FORMATS,
  1831. .sig_bits = 24,},
  1832. .capture = {
  1833. .stream_name = "HiFi Capture",
  1834. .channels_min = 2,
  1835. .channels_max = 4,
  1836. .rates = TWL4030_RATES,
  1837. .formats = TWL4030_FORMATS,
  1838. .sig_bits = 24,},
  1839. .ops = &twl4030_dai_hifi_ops,
  1840. },
  1841. {
  1842. .name = "twl4030-voice",
  1843. .playback = {
  1844. .stream_name = "Voice Playback",
  1845. .channels_min = 1,
  1846. .channels_max = 1,
  1847. .rates = SNDRV_PCM_RATE_8000 | SNDRV_PCM_RATE_16000,
  1848. .formats = SNDRV_PCM_FMTBIT_S16_LE,},
  1849. .capture = {
  1850. .stream_name = "Voice Capture",
  1851. .channels_min = 1,
  1852. .channels_max = 2,
  1853. .rates = SNDRV_PCM_RATE_8000 | SNDRV_PCM_RATE_16000,
  1854. .formats = SNDRV_PCM_FMTBIT_S16_LE,},
  1855. .ops = &twl4030_dai_voice_ops,
  1856. },
  1857. };
  1858. static int twl4030_soc_probe(struct snd_soc_codec *codec)
  1859. {
  1860. struct twl4030_priv *twl4030;
  1861. twl4030 = devm_kzalloc(codec->dev, sizeof(struct twl4030_priv),
  1862. GFP_KERNEL);
  1863. if (!twl4030)
  1864. return -ENOMEM;
  1865. snd_soc_codec_set_drvdata(codec, twl4030);
  1866. /* Set the defaults, and power up the codec */
  1867. twl4030->sysclk = twl4030_audio_get_mclk() / 1000;
  1868. twl4030_init_chip(codec);
  1869. return 0;
  1870. }
  1871. static int twl4030_soc_remove(struct snd_soc_codec *codec)
  1872. {
  1873. struct twl4030_priv *twl4030 = snd_soc_codec_get_drvdata(codec);
  1874. struct twl4030_codec_data *pdata = twl4030->pdata;
  1875. if (pdata && pdata->hs_extmute && gpio_is_valid(pdata->hs_extmute_gpio))
  1876. gpio_free(pdata->hs_extmute_gpio);
  1877. return 0;
  1878. }
  1879. static struct snd_soc_codec_driver soc_codec_dev_twl4030 = {
  1880. .probe = twl4030_soc_probe,
  1881. .remove = twl4030_soc_remove,
  1882. .read = twl4030_read,
  1883. .write = twl4030_write,
  1884. .set_bias_level = twl4030_set_bias_level,
  1885. .idle_bias_off = true,
  1886. .component_driver = {
  1887. .controls = twl4030_snd_controls,
  1888. .num_controls = ARRAY_SIZE(twl4030_snd_controls),
  1889. .dapm_widgets = twl4030_dapm_widgets,
  1890. .num_dapm_widgets = ARRAY_SIZE(twl4030_dapm_widgets),
  1891. .dapm_routes = intercon,
  1892. .num_dapm_routes = ARRAY_SIZE(intercon),
  1893. },
  1894. };
  1895. static int twl4030_codec_probe(struct platform_device *pdev)
  1896. {
  1897. return snd_soc_register_codec(&pdev->dev, &soc_codec_dev_twl4030,
  1898. twl4030_dai, ARRAY_SIZE(twl4030_dai));
  1899. }
  1900. static int twl4030_codec_remove(struct platform_device *pdev)
  1901. {
  1902. snd_soc_unregister_codec(&pdev->dev);
  1903. return 0;
  1904. }
  1905. MODULE_ALIAS("platform:twl4030-codec");
  1906. static struct platform_driver twl4030_codec_driver = {
  1907. .probe = twl4030_codec_probe,
  1908. .remove = twl4030_codec_remove,
  1909. .driver = {
  1910. .name = "twl4030-codec",
  1911. },
  1912. };
  1913. module_platform_driver(twl4030_codec_driver);
  1914. MODULE_DESCRIPTION("ASoC TWL4030 codec driver");
  1915. MODULE_AUTHOR("Steve Sakoman");
  1916. MODULE_LICENSE("GPL");