bcma.h 15 KB

123456789101112131415161718192021222324252627282930313233343536373839404142434445464748495051525354555657585960616263646566676869707172737475767778798081828384858687888990919293949596979899100101102103104105106107108109110111112113114115116117118119120121122123124125126127128129130131132133134135136137138139140141142143144145146147148149150151152153154155156157158159160161162163164165166167168169170171172173174175176177178179180181182183184185186187188189190191192193194195196197198199200201202203204205206207208209210211212213214215216217218219220221222223224225226227228229230231232233234235236237238239240241242243244245246247248249250251252253254255256257258259260261262263264265266267268269270271272273274275276277278279280281282283284285286287288289290291292293294295296297298299300301302303304305306307308309310311312313314315316317318319320321322323324325326327328329330331332333334335336337338339340341342343344345346347348349350351352353354355356357358359360361362363364365366367368369370371372373374375376377378379380381382383384385386387388389390391392393394395396397398399400401402403404405406407408409410411412413414415416417418419420421422423424425426427428429430431432433434435436437438439440441442443444445446447448449450451452453454455456457458459460461462463464465466467468469470471472473474475476477478479480481482483484485486487488489490491492493
  1. #ifndef LINUX_BCMA_H_
  2. #define LINUX_BCMA_H_
  3. #include <linux/pci.h>
  4. #include <linux/mod_devicetable.h>
  5. #include <linux/bcma/bcma_driver_arm_c9.h>
  6. #include <linux/bcma/bcma_driver_chipcommon.h>
  7. #include <linux/bcma/bcma_driver_pci.h>
  8. #include <linux/bcma/bcma_driver_pcie2.h>
  9. #include <linux/bcma/bcma_driver_mips.h>
  10. #include <linux/bcma/bcma_driver_gmac_cmn.h>
  11. #include <linux/ssb/ssb.h> /* SPROM sharing */
  12. #include <linux/bcma/bcma_regs.h>
  13. struct bcma_device;
  14. struct bcma_bus;
  15. enum bcma_hosttype {
  16. BCMA_HOSTTYPE_PCI,
  17. BCMA_HOSTTYPE_SDIO,
  18. BCMA_HOSTTYPE_SOC,
  19. };
  20. struct bcma_chipinfo {
  21. u16 id;
  22. u8 rev;
  23. u8 pkg;
  24. };
  25. struct bcma_boardinfo {
  26. u16 vendor;
  27. u16 type;
  28. };
  29. enum bcma_clkmode {
  30. BCMA_CLKMODE_FAST,
  31. BCMA_CLKMODE_DYNAMIC,
  32. };
  33. struct bcma_host_ops {
  34. u8 (*read8)(struct bcma_device *core, u16 offset);
  35. u16 (*read16)(struct bcma_device *core, u16 offset);
  36. u32 (*read32)(struct bcma_device *core, u16 offset);
  37. void (*write8)(struct bcma_device *core, u16 offset, u8 value);
  38. void (*write16)(struct bcma_device *core, u16 offset, u16 value);
  39. void (*write32)(struct bcma_device *core, u16 offset, u32 value);
  40. #ifdef CONFIG_BCMA_BLOCKIO
  41. void (*block_read)(struct bcma_device *core, void *buffer,
  42. size_t count, u16 offset, u8 reg_width);
  43. void (*block_write)(struct bcma_device *core, const void *buffer,
  44. size_t count, u16 offset, u8 reg_width);
  45. #endif
  46. /* Agent ops */
  47. u32 (*aread32)(struct bcma_device *core, u16 offset);
  48. void (*awrite32)(struct bcma_device *core, u16 offset, u32 value);
  49. };
  50. /* Core manufacturers */
  51. #define BCMA_MANUF_ARM 0x43B
  52. #define BCMA_MANUF_MIPS 0x4A7
  53. #define BCMA_MANUF_BCM 0x4BF
  54. /* Core class values. */
  55. #define BCMA_CL_SIM 0x0
  56. #define BCMA_CL_EROM 0x1
  57. #define BCMA_CL_CORESIGHT 0x9
  58. #define BCMA_CL_VERIF 0xB
  59. #define BCMA_CL_OPTIMO 0xD
  60. #define BCMA_CL_GEN 0xE
  61. #define BCMA_CL_PRIMECELL 0xF
  62. /* Core-ID values. */
  63. #define BCMA_CORE_OOB_ROUTER 0x367 /* Out of band */
  64. #define BCMA_CORE_4706_CHIPCOMMON 0x500
  65. #define BCMA_CORE_NS_PCIEG2 0x501
  66. #define BCMA_CORE_NS_DMA 0x502
  67. #define BCMA_CORE_NS_SDIO3 0x503
  68. #define BCMA_CORE_NS_USB20 0x504
  69. #define BCMA_CORE_NS_USB30 0x505
  70. #define BCMA_CORE_NS_A9JTAG 0x506
  71. #define BCMA_CORE_NS_DDR23 0x507
  72. #define BCMA_CORE_NS_ROM 0x508
  73. #define BCMA_CORE_NS_NAND 0x509
  74. #define BCMA_CORE_NS_QSPI 0x50A
  75. #define BCMA_CORE_NS_CHIPCOMMON_B 0x50B
  76. #define BCMA_CORE_4706_SOC_RAM 0x50E
  77. #define BCMA_CORE_ARMCA9 0x510
  78. #define BCMA_CORE_4706_MAC_GBIT 0x52D
  79. #define BCMA_CORE_AMEMC 0x52E /* DDR1/2 memory controller core */
  80. #define BCMA_CORE_ALTA 0x534 /* I2S core */
  81. #define BCMA_CORE_4706_MAC_GBIT_COMMON 0x5DC
  82. #define BCMA_CORE_DDR23_PHY 0x5DD
  83. #define BCMA_CORE_INVALID 0x700
  84. #define BCMA_CORE_CHIPCOMMON 0x800
  85. #define BCMA_CORE_ILINE20 0x801
  86. #define BCMA_CORE_SRAM 0x802
  87. #define BCMA_CORE_SDRAM 0x803
  88. #define BCMA_CORE_PCI 0x804
  89. #define BCMA_CORE_MIPS 0x805
  90. #define BCMA_CORE_ETHERNET 0x806
  91. #define BCMA_CORE_V90 0x807
  92. #define BCMA_CORE_USB11_HOSTDEV 0x808
  93. #define BCMA_CORE_ADSL 0x809
  94. #define BCMA_CORE_ILINE100 0x80A
  95. #define BCMA_CORE_IPSEC 0x80B
  96. #define BCMA_CORE_UTOPIA 0x80C
  97. #define BCMA_CORE_PCMCIA 0x80D
  98. #define BCMA_CORE_INTERNAL_MEM 0x80E
  99. #define BCMA_CORE_MEMC_SDRAM 0x80F
  100. #define BCMA_CORE_OFDM 0x810
  101. #define BCMA_CORE_EXTIF 0x811
  102. #define BCMA_CORE_80211 0x812
  103. #define BCMA_CORE_PHY_A 0x813
  104. #define BCMA_CORE_PHY_B 0x814
  105. #define BCMA_CORE_PHY_G 0x815
  106. #define BCMA_CORE_MIPS_3302 0x816
  107. #define BCMA_CORE_USB11_HOST 0x817
  108. #define BCMA_CORE_USB11_DEV 0x818
  109. #define BCMA_CORE_USB20_HOST 0x819
  110. #define BCMA_CORE_USB20_DEV 0x81A
  111. #define BCMA_CORE_SDIO_HOST 0x81B
  112. #define BCMA_CORE_ROBOSWITCH 0x81C
  113. #define BCMA_CORE_PARA_ATA 0x81D
  114. #define BCMA_CORE_SATA_XORDMA 0x81E
  115. #define BCMA_CORE_ETHERNET_GBIT 0x81F
  116. #define BCMA_CORE_PCIE 0x820
  117. #define BCMA_CORE_PHY_N 0x821
  118. #define BCMA_CORE_SRAM_CTL 0x822
  119. #define BCMA_CORE_MINI_MACPHY 0x823
  120. #define BCMA_CORE_ARM_1176 0x824
  121. #define BCMA_CORE_ARM_7TDMI 0x825
  122. #define BCMA_CORE_PHY_LP 0x826
  123. #define BCMA_CORE_PMU 0x827
  124. #define BCMA_CORE_PHY_SSN 0x828
  125. #define BCMA_CORE_SDIO_DEV 0x829
  126. #define BCMA_CORE_ARM_CM3 0x82A
  127. #define BCMA_CORE_PHY_HT 0x82B
  128. #define BCMA_CORE_MIPS_74K 0x82C
  129. #define BCMA_CORE_MAC_GBIT 0x82D
  130. #define BCMA_CORE_DDR12_MEM_CTL 0x82E
  131. #define BCMA_CORE_PCIE_RC 0x82F /* PCIe Root Complex */
  132. #define BCMA_CORE_OCP_OCP_BRIDGE 0x830
  133. #define BCMA_CORE_SHARED_COMMON 0x831
  134. #define BCMA_CORE_OCP_AHB_BRIDGE 0x832
  135. #define BCMA_CORE_SPI_HOST 0x833
  136. #define BCMA_CORE_I2S 0x834
  137. #define BCMA_CORE_SDR_DDR1_MEM_CTL 0x835 /* SDR/DDR1 memory controller core */
  138. #define BCMA_CORE_SHIM 0x837 /* SHIM component in ubus/6362 */
  139. #define BCMA_CORE_PHY_AC 0x83B
  140. #define BCMA_CORE_PCIE2 0x83C /* PCI Express Gen2 */
  141. #define BCMA_CORE_USB30_DEV 0x83D
  142. #define BCMA_CORE_ARM_CR4 0x83E
  143. #define BCMA_CORE_GCI 0x840
  144. #define BCMA_CORE_CMEM 0x846 /* CNDS DDR2/3 memory controller */
  145. #define BCMA_CORE_ARM_CA7 0x847
  146. #define BCMA_CORE_SYS_MEM 0x849
  147. #define BCMA_CORE_DEFAULT 0xFFF
  148. #define BCMA_MAX_NR_CORES 16
  149. #define BCMA_CORE_SIZE 0x1000
  150. /* Chip IDs of PCIe devices */
  151. #define BCMA_CHIP_ID_BCM4313 0x4313
  152. #define BCMA_CHIP_ID_BCM43142 43142
  153. #define BCMA_CHIP_ID_BCM43131 43131
  154. #define BCMA_CHIP_ID_BCM43217 43217
  155. #define BCMA_CHIP_ID_BCM43222 43222
  156. #define BCMA_CHIP_ID_BCM43224 43224
  157. #define BCMA_PKG_ID_BCM43224_FAB_CSM 0x8
  158. #define BCMA_PKG_ID_BCM43224_FAB_SMIC 0xa
  159. #define BCMA_CHIP_ID_BCM43225 43225
  160. #define BCMA_CHIP_ID_BCM43227 43227
  161. #define BCMA_CHIP_ID_BCM43228 43228
  162. #define BCMA_CHIP_ID_BCM43421 43421
  163. #define BCMA_CHIP_ID_BCM43428 43428
  164. #define BCMA_CHIP_ID_BCM43431 43431
  165. #define BCMA_CHIP_ID_BCM43460 43460
  166. #define BCMA_CHIP_ID_BCM4331 0x4331
  167. #define BCMA_CHIP_ID_BCM6362 0x6362
  168. #define BCMA_CHIP_ID_BCM4360 0x4360
  169. #define BCMA_CHIP_ID_BCM4352 0x4352
  170. /* Chip IDs of SoCs */
  171. #define BCMA_CHIP_ID_BCM4706 0x5300
  172. #define BCMA_PKG_ID_BCM4706L 1
  173. #define BCMA_CHIP_ID_BCM4716 0x4716
  174. #define BCMA_PKG_ID_BCM4716 8
  175. #define BCMA_PKG_ID_BCM4717 9
  176. #define BCMA_PKG_ID_BCM4718 10
  177. #define BCMA_CHIP_ID_BCM47162 47162
  178. #define BCMA_CHIP_ID_BCM4748 0x4748
  179. #define BCMA_CHIP_ID_BCM4749 0x4749
  180. #define BCMA_CHIP_ID_BCM5356 0x5356
  181. #define BCMA_CHIP_ID_BCM5357 0x5357
  182. #define BCMA_PKG_ID_BCM5358 9
  183. #define BCMA_PKG_ID_BCM47186 10
  184. #define BCMA_PKG_ID_BCM5357 11
  185. #define BCMA_CHIP_ID_BCM53572 53572
  186. #define BCMA_PKG_ID_BCM47188 9
  187. #define BCMA_CHIP_ID_BCM4707 53010
  188. #define BCMA_PKG_ID_BCM4707 1
  189. #define BCMA_PKG_ID_BCM4708 2
  190. #define BCMA_PKG_ID_BCM4709 0
  191. #define BCMA_CHIP_ID_BCM47094 53030
  192. #define BCMA_CHIP_ID_BCM53018 53018
  193. #define BCMA_CHIP_ID_BCM53573 53573
  194. #define BCMA_PKG_ID_BCM53573 0
  195. #define BCMA_PKG_ID_BCM47189 1
  196. /* Board types (on PCI usually equals to the subsystem dev id) */
  197. /* BCM4313 */
  198. #define BCMA_BOARD_TYPE_BCM94313BU 0X050F
  199. #define BCMA_BOARD_TYPE_BCM94313HM 0X0510
  200. #define BCMA_BOARD_TYPE_BCM94313EPA 0X0511
  201. #define BCMA_BOARD_TYPE_BCM94313HMG 0X051C
  202. /* BCM4716 */
  203. #define BCMA_BOARD_TYPE_BCM94716NR2 0X04CD
  204. /* BCM43224 */
  205. #define BCMA_BOARD_TYPE_BCM943224X21 0X056E
  206. #define BCMA_BOARD_TYPE_BCM943224X21_FCC 0X00D1
  207. #define BCMA_BOARD_TYPE_BCM943224X21B 0X00E9
  208. #define BCMA_BOARD_TYPE_BCM943224M93 0X008B
  209. #define BCMA_BOARD_TYPE_BCM943224M93A 0X0090
  210. #define BCMA_BOARD_TYPE_BCM943224X16 0X0093
  211. #define BCMA_BOARD_TYPE_BCM94322X9 0X008D
  212. #define BCMA_BOARD_TYPE_BCM94322M35E 0X008E
  213. /* BCM43228 */
  214. #define BCMA_BOARD_TYPE_BCM943228BU8 0X0540
  215. #define BCMA_BOARD_TYPE_BCM943228BU9 0X0541
  216. #define BCMA_BOARD_TYPE_BCM943228BU 0X0542
  217. #define BCMA_BOARD_TYPE_BCM943227HM4L 0X0543
  218. #define BCMA_BOARD_TYPE_BCM943227HMB 0X0544
  219. #define BCMA_BOARD_TYPE_BCM943228HM4L 0X0545
  220. #define BCMA_BOARD_TYPE_BCM943228SD 0X0573
  221. /* BCM4331 */
  222. #define BCMA_BOARD_TYPE_BCM94331X19 0X00D6
  223. #define BCMA_BOARD_TYPE_BCM94331X28 0X00E4
  224. #define BCMA_BOARD_TYPE_BCM94331X28B 0X010E
  225. #define BCMA_BOARD_TYPE_BCM94331PCIEBT3AX 0X00E4
  226. #define BCMA_BOARD_TYPE_BCM94331X12_2G 0X00EC
  227. #define BCMA_BOARD_TYPE_BCM94331X12_5G 0X00ED
  228. #define BCMA_BOARD_TYPE_BCM94331X29B 0X00EF
  229. #define BCMA_BOARD_TYPE_BCM94331CSAX 0X00EF
  230. #define BCMA_BOARD_TYPE_BCM94331X19C 0X00F5
  231. #define BCMA_BOARD_TYPE_BCM94331X33 0X00F4
  232. #define BCMA_BOARD_TYPE_BCM94331BU 0X0523
  233. #define BCMA_BOARD_TYPE_BCM94331S9BU 0X0524
  234. #define BCMA_BOARD_TYPE_BCM94331MC 0X0525
  235. #define BCMA_BOARD_TYPE_BCM94331MCI 0X0526
  236. #define BCMA_BOARD_TYPE_BCM94331PCIEBT4 0X0527
  237. #define BCMA_BOARD_TYPE_BCM94331HM 0X0574
  238. #define BCMA_BOARD_TYPE_BCM94331PCIEDUAL 0X059B
  239. #define BCMA_BOARD_TYPE_BCM94331MCH5 0X05A9
  240. #define BCMA_BOARD_TYPE_BCM94331CS 0X05C6
  241. #define BCMA_BOARD_TYPE_BCM94331CD 0X05DA
  242. /* BCM53572 */
  243. #define BCMA_BOARD_TYPE_BCM953572BU 0X058D
  244. #define BCMA_BOARD_TYPE_BCM953572NR2 0X058E
  245. #define BCMA_BOARD_TYPE_BCM947188NR2 0X058F
  246. #define BCMA_BOARD_TYPE_BCM953572SDRNR2 0X0590
  247. /* BCM43142 */
  248. #define BCMA_BOARD_TYPE_BCM943142HM 0X05E0
  249. struct bcma_device {
  250. struct bcma_bus *bus;
  251. struct bcma_device_id id;
  252. struct device dev;
  253. struct device *dma_dev;
  254. unsigned int irq;
  255. bool dev_registered;
  256. u8 core_index;
  257. u8 core_unit;
  258. u32 addr;
  259. u32 addr_s[8];
  260. u32 wrap;
  261. void __iomem *io_addr;
  262. void __iomem *io_wrap;
  263. void *drvdata;
  264. struct list_head list;
  265. };
  266. static inline void *bcma_get_drvdata(struct bcma_device *core)
  267. {
  268. return core->drvdata;
  269. }
  270. static inline void bcma_set_drvdata(struct bcma_device *core, void *drvdata)
  271. {
  272. core->drvdata = drvdata;
  273. }
  274. struct bcma_driver {
  275. const char *name;
  276. const struct bcma_device_id *id_table;
  277. int (*probe)(struct bcma_device *dev);
  278. void (*remove)(struct bcma_device *dev);
  279. int (*suspend)(struct bcma_device *dev);
  280. int (*resume)(struct bcma_device *dev);
  281. void (*shutdown)(struct bcma_device *dev);
  282. struct device_driver drv;
  283. };
  284. extern
  285. int __bcma_driver_register(struct bcma_driver *drv, struct module *owner);
  286. #define bcma_driver_register(drv) \
  287. __bcma_driver_register(drv, THIS_MODULE)
  288. extern void bcma_driver_unregister(struct bcma_driver *drv);
  289. /* module_bcma_driver() - Helper macro for drivers that don't do
  290. * anything special in module init/exit. This eliminates a lot of
  291. * boilerplate. Each module may only use this macro once, and
  292. * calling it replaces module_init() and module_exit()
  293. */
  294. #define module_bcma_driver(__bcma_driver) \
  295. module_driver(__bcma_driver, bcma_driver_register, \
  296. bcma_driver_unregister)
  297. /* Set a fallback SPROM.
  298. * See kdoc at the function definition for complete documentation. */
  299. extern int bcma_arch_register_fallback_sprom(
  300. int (*sprom_callback)(struct bcma_bus *bus,
  301. struct ssb_sprom *out));
  302. struct bcma_bus {
  303. /* The MMIO area. */
  304. void __iomem *mmio;
  305. const struct bcma_host_ops *ops;
  306. enum bcma_hosttype hosttype;
  307. bool host_is_pcie2; /* Used for BCMA_HOSTTYPE_PCI only */
  308. union {
  309. /* Pointer to the PCI bus (only for BCMA_HOSTTYPE_PCI) */
  310. struct pci_dev *host_pci;
  311. /* Pointer to the SDIO device (only for BCMA_HOSTTYPE_SDIO) */
  312. struct sdio_func *host_sdio;
  313. /* Pointer to platform device (only for BCMA_HOSTTYPE_SOC) */
  314. struct platform_device *host_pdev;
  315. };
  316. struct bcma_chipinfo chipinfo;
  317. struct bcma_boardinfo boardinfo;
  318. struct bcma_device *mapped_core;
  319. struct list_head cores;
  320. u8 nr_cores;
  321. u8 num;
  322. struct bcma_drv_cc drv_cc;
  323. struct bcma_drv_cc_b drv_cc_b;
  324. struct bcma_drv_pci drv_pci[2];
  325. struct bcma_drv_pcie2 drv_pcie2;
  326. struct bcma_drv_mips drv_mips;
  327. struct bcma_drv_gmac_cmn drv_gmac_cmn;
  328. /* We decided to share SPROM struct with SSB as long as we do not need
  329. * any hacks for BCMA. This simplifies drivers code. */
  330. struct ssb_sprom sprom;
  331. };
  332. static inline u32 bcma_read8(struct bcma_device *core, u16 offset)
  333. {
  334. return core->bus->ops->read8(core, offset);
  335. }
  336. static inline u32 bcma_read16(struct bcma_device *core, u16 offset)
  337. {
  338. return core->bus->ops->read16(core, offset);
  339. }
  340. static inline u32 bcma_read32(struct bcma_device *core, u16 offset)
  341. {
  342. return core->bus->ops->read32(core, offset);
  343. }
  344. static inline
  345. void bcma_write8(struct bcma_device *core, u16 offset, u32 value)
  346. {
  347. core->bus->ops->write8(core, offset, value);
  348. }
  349. static inline
  350. void bcma_write16(struct bcma_device *core, u16 offset, u32 value)
  351. {
  352. core->bus->ops->write16(core, offset, value);
  353. }
  354. static inline
  355. void bcma_write32(struct bcma_device *core, u16 offset, u32 value)
  356. {
  357. core->bus->ops->write32(core, offset, value);
  358. }
  359. #ifdef CONFIG_BCMA_BLOCKIO
  360. static inline void bcma_block_read(struct bcma_device *core, void *buffer,
  361. size_t count, u16 offset, u8 reg_width)
  362. {
  363. core->bus->ops->block_read(core, buffer, count, offset, reg_width);
  364. }
  365. static inline void bcma_block_write(struct bcma_device *core,
  366. const void *buffer, size_t count,
  367. u16 offset, u8 reg_width)
  368. {
  369. core->bus->ops->block_write(core, buffer, count, offset, reg_width);
  370. }
  371. #endif
  372. static inline u32 bcma_aread32(struct bcma_device *core, u16 offset)
  373. {
  374. return core->bus->ops->aread32(core, offset);
  375. }
  376. static inline
  377. void bcma_awrite32(struct bcma_device *core, u16 offset, u32 value)
  378. {
  379. core->bus->ops->awrite32(core, offset, value);
  380. }
  381. static inline void bcma_mask32(struct bcma_device *cc, u16 offset, u32 mask)
  382. {
  383. bcma_write32(cc, offset, bcma_read32(cc, offset) & mask);
  384. }
  385. static inline void bcma_set32(struct bcma_device *cc, u16 offset, u32 set)
  386. {
  387. bcma_write32(cc, offset, bcma_read32(cc, offset) | set);
  388. }
  389. static inline void bcma_maskset32(struct bcma_device *cc,
  390. u16 offset, u32 mask, u32 set)
  391. {
  392. bcma_write32(cc, offset, (bcma_read32(cc, offset) & mask) | set);
  393. }
  394. static inline void bcma_mask16(struct bcma_device *cc, u16 offset, u16 mask)
  395. {
  396. bcma_write16(cc, offset, bcma_read16(cc, offset) & mask);
  397. }
  398. static inline void bcma_set16(struct bcma_device *cc, u16 offset, u16 set)
  399. {
  400. bcma_write16(cc, offset, bcma_read16(cc, offset) | set);
  401. }
  402. static inline void bcma_maskset16(struct bcma_device *cc,
  403. u16 offset, u16 mask, u16 set)
  404. {
  405. bcma_write16(cc, offset, (bcma_read16(cc, offset) & mask) | set);
  406. }
  407. extern struct bcma_device *bcma_find_core_unit(struct bcma_bus *bus, u16 coreid,
  408. u8 unit);
  409. static inline struct bcma_device *bcma_find_core(struct bcma_bus *bus,
  410. u16 coreid)
  411. {
  412. return bcma_find_core_unit(bus, coreid, 0);
  413. }
  414. #ifdef CONFIG_BCMA_HOST_PCI
  415. extern void bcma_host_pci_up(struct bcma_bus *bus);
  416. extern void bcma_host_pci_down(struct bcma_bus *bus);
  417. extern int bcma_host_pci_irq_ctl(struct bcma_bus *bus,
  418. struct bcma_device *core, bool enable);
  419. #else
  420. static inline void bcma_host_pci_up(struct bcma_bus *bus)
  421. {
  422. }
  423. static inline void bcma_host_pci_down(struct bcma_bus *bus)
  424. {
  425. }
  426. static inline int bcma_host_pci_irq_ctl(struct bcma_bus *bus,
  427. struct bcma_device *core, bool enable)
  428. {
  429. if (bus->hosttype == BCMA_HOSTTYPE_PCI)
  430. return -ENOTSUPP;
  431. return 0;
  432. }
  433. #endif
  434. extern bool bcma_core_is_enabled(struct bcma_device *core);
  435. extern void bcma_core_disable(struct bcma_device *core, u32 flags);
  436. extern int bcma_core_enable(struct bcma_device *core, u32 flags);
  437. extern void bcma_core_set_clockmode(struct bcma_device *core,
  438. enum bcma_clkmode clkmode);
  439. extern void bcma_core_pll_ctl(struct bcma_device *core, u32 req, u32 status,
  440. bool on);
  441. extern u32 bcma_chipco_pll_read(struct bcma_drv_cc *cc, u32 offset);
  442. #define BCMA_DMA_TRANSLATION_MASK 0xC0000000
  443. #define BCMA_DMA_TRANSLATION_NONE 0x00000000
  444. #define BCMA_DMA_TRANSLATION_DMA32_CMT 0x40000000 /* Client Mode Translation for 32-bit DMA */
  445. #define BCMA_DMA_TRANSLATION_DMA64_CMT 0x80000000 /* Client Mode Translation for 64-bit DMA */
  446. extern u32 bcma_core_dma_translation(struct bcma_device *core);
  447. extern unsigned int bcma_core_irq(struct bcma_device *core, int num);
  448. #endif /* LINUX_BCMA_H_ */