smsc95xx.c 55 KB

123456789101112131415161718192021222324252627282930313233343536373839404142434445464748495051525354555657585960616263646566676869707172737475767778798081828384858687888990919293949596979899100101102103104105106107108109110111112113114115116117118119120121122123124125126127128129130131132133134135136137138139140141142143144145146147148149150151152153154155156157158159160161162163164165166167168169170171172173174175176177178179180181182183184185186187188189190191192193194195196197198199200201202203204205206207208209210211212213214215216217218219220221222223224225226227228229230231232233234235236237238239240241242243244245246247248249250251252253254255256257258259260261262263264265266267268269270271272273274275276277278279280281282283284285286287288289290291292293294295296297298299300301302303304305306307308309310311312313314315316317318319320321322323324325326327328329330331332333334335336337338339340341342343344345346347348349350351352353354355356357358359360361362363364365366367368369370371372373374375376377378379380381382383384385386387388389390391392393394395396397398399400401402403404405406407408409410411412413414415416417418419420421422423424425426427428429430431432433434435436437438439440441442443444445446447448449450451452453454455456457458459460461462463464465466467468469470471472473474475476477478479480481482483484485486487488489490491492493494495496497498499500501502503504505506507508509510511512513514515516517518519520521522523524525526527528529530531532533534535536537538539540541542543544545546547548549550551552553554555556557558559560561562563564565566567568569570571572573574575576577578579580581582583584585586587588589590591592593594595596597598599600601602603604605606607608609610611612613614615616617618619620621622623624625626627628629630631632633634635636637638639640641642643644645646647648649650651652653654655656657658659660661662663664665666667668669670671672673674675676677678679680681682683684685686687688689690691692693694695696697698699700701702703704705706707708709710711712713714715716717718719720721722723724725726727728729730731732733734735736737738739740741742743744745746747748749750751752753754755756757758759760761762763764765766767768769770771772773774775776777778779780781782783784785786787788789790791792793794795796797798799800801802803804805806807808809810811812813814815816817818819820821822823824825826827828829830831832833834835836837838839840841842843844845846847848849850851852853854855856857858859860861862863864865866867868869870871872873874875876877878879880881882883884885886887888889890891892893894895896897898899900901902903904905906907908909910911912913914915916917918919920921922923924925926927928929930931932933934935936937938939940941942943944945946947948949950951952953954955956957958959960961962963964965966967968969970971972973974975976977978979980981982983984985986987988989990991992993994995996997998999100010011002100310041005100610071008100910101011101210131014101510161017101810191020102110221023102410251026102710281029103010311032103310341035103610371038103910401041104210431044104510461047104810491050105110521053105410551056105710581059106010611062106310641065106610671068106910701071107210731074107510761077107810791080108110821083108410851086108710881089109010911092109310941095109610971098109911001101110211031104110511061107110811091110111111121113111411151116111711181119112011211122112311241125112611271128112911301131113211331134113511361137113811391140114111421143114411451146114711481149115011511152115311541155115611571158115911601161116211631164116511661167116811691170117111721173117411751176117711781179118011811182118311841185118611871188118911901191119211931194119511961197119811991200120112021203120412051206120712081209121012111212121312141215121612171218121912201221122212231224122512261227122812291230123112321233123412351236123712381239124012411242124312441245124612471248124912501251125212531254125512561257125812591260126112621263126412651266126712681269127012711272127312741275127612771278127912801281128212831284128512861287128812891290129112921293129412951296129712981299130013011302130313041305130613071308130913101311131213131314131513161317131813191320132113221323132413251326132713281329133013311332133313341335133613371338133913401341134213431344134513461347134813491350135113521353135413551356135713581359136013611362136313641365136613671368136913701371137213731374137513761377137813791380138113821383138413851386138713881389139013911392139313941395139613971398139914001401140214031404140514061407140814091410141114121413141414151416141714181419142014211422142314241425142614271428142914301431143214331434143514361437143814391440144114421443144414451446144714481449145014511452145314541455145614571458145914601461146214631464146514661467146814691470147114721473147414751476147714781479148014811482148314841485148614871488148914901491149214931494149514961497149814991500150115021503150415051506150715081509151015111512151315141515151615171518151915201521152215231524152515261527152815291530153115321533153415351536153715381539154015411542154315441545154615471548154915501551155215531554155515561557155815591560156115621563156415651566156715681569157015711572157315741575157615771578157915801581158215831584158515861587158815891590159115921593159415951596159715981599160016011602160316041605160616071608160916101611161216131614161516161617161816191620162116221623162416251626162716281629163016311632163316341635163616371638163916401641164216431644164516461647164816491650165116521653165416551656165716581659166016611662166316641665166616671668166916701671167216731674167516761677167816791680168116821683168416851686168716881689169016911692169316941695169616971698169917001701170217031704170517061707170817091710171117121713171417151716171717181719172017211722172317241725172617271728172917301731173217331734173517361737173817391740174117421743174417451746174717481749175017511752175317541755175617571758175917601761176217631764176517661767176817691770177117721773177417751776177717781779178017811782178317841785178617871788178917901791179217931794179517961797179817991800180118021803180418051806180718081809181018111812181318141815181618171818181918201821182218231824182518261827182818291830183118321833183418351836183718381839184018411842184318441845184618471848184918501851185218531854185518561857185818591860186118621863186418651866186718681869187018711872187318741875187618771878187918801881188218831884188518861887188818891890189118921893189418951896189718981899190019011902190319041905190619071908190919101911191219131914191519161917191819191920192119221923192419251926192719281929193019311932193319341935193619371938193919401941194219431944194519461947194819491950195119521953195419551956195719581959196019611962196319641965196619671968196919701971197219731974197519761977197819791980198119821983198419851986198719881989199019911992199319941995199619971998199920002001200220032004200520062007200820092010201120122013201420152016201720182019202020212022202320242025202620272028202920302031203220332034203520362037203820392040204120422043204420452046204720482049205020512052205320542055205620572058205920602061206220632064206520662067206820692070207120722073207420752076207720782079208020812082208320842085208620872088208920902091209220932094209520962097209820992100210121022103210421052106210721082109211021112112211321142115211621172118211921202121212221232124212521262127212821292130213121322133213421352136213721382139214021412142214321442145214621472148214921502151215221532154215521562157215821592160216121622163216421652166216721682169217021712172217321742175217621772178217921802181218221832184218521862187218821892190219121922193
  1. /***************************************************************************
  2. *
  3. * Copyright (C) 2007-2008 SMSC
  4. *
  5. * This program is free software; you can redistribute it and/or
  6. * modify it under the terms of the GNU General Public License
  7. * as published by the Free Software Foundation; either version 2
  8. * of the License, or (at your option) any later version.
  9. *
  10. * This program is distributed in the hope that it will be useful,
  11. * but WITHOUT ANY WARRANTY; without even the implied warranty of
  12. * MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE. See the
  13. * GNU General Public License for more details.
  14. *
  15. * You should have received a copy of the GNU General Public License
  16. * along with this program; if not, see <http://www.gnu.org/licenses/>.
  17. *
  18. *****************************************************************************/
  19. #include <linux/module.h>
  20. #include <linux/kmod.h>
  21. #include <linux/netdevice.h>
  22. #include <linux/etherdevice.h>
  23. #include <linux/ethtool.h>
  24. #include <linux/mii.h>
  25. #include <linux/usb.h>
  26. #include <linux/bitrev.h>
  27. #include <linux/crc16.h>
  28. #include <linux/crc32.h>
  29. #include <linux/usb/usbnet.h>
  30. #include <linux/slab.h>
  31. #include <linux/of_net.h>
  32. #include "smsc95xx.h"
  33. #define SMSC_CHIPNAME "smsc95xx"
  34. #define SMSC_DRIVER_VERSION "1.0.5"
  35. #define HS_USB_PKT_SIZE (512)
  36. #define FS_USB_PKT_SIZE (64)
  37. #define DEFAULT_HS_BURST_CAP_SIZE (16 * 1024 + 5 * HS_USB_PKT_SIZE)
  38. #define DEFAULT_FS_BURST_CAP_SIZE (6 * 1024 + 33 * FS_USB_PKT_SIZE)
  39. #define DEFAULT_BULK_IN_DELAY (0x00002000)
  40. #define MAX_SINGLE_PACKET_SIZE (2048)
  41. #define LAN95XX_EEPROM_MAGIC (0x9500)
  42. #define EEPROM_MAC_OFFSET (0x01)
  43. #define DEFAULT_TX_CSUM_ENABLE (true)
  44. #define DEFAULT_RX_CSUM_ENABLE (true)
  45. #define SMSC95XX_INTERNAL_PHY_ID (1)
  46. #define SMSC95XX_TX_OVERHEAD (8)
  47. #define SMSC95XX_TX_OVERHEAD_CSUM (12)
  48. #define SUPPORTED_WAKE (WAKE_PHY | WAKE_UCAST | WAKE_BCAST | \
  49. WAKE_MCAST | WAKE_ARP | WAKE_MAGIC)
  50. #define FEATURE_8_WAKEUP_FILTERS (0x01)
  51. #define FEATURE_PHY_NLP_CROSSOVER (0x02)
  52. #define FEATURE_REMOTE_WAKEUP (0x04)
  53. #define SUSPEND_SUSPEND0 (0x01)
  54. #define SUSPEND_SUSPEND1 (0x02)
  55. #define SUSPEND_SUSPEND2 (0x04)
  56. #define SUSPEND_SUSPEND3 (0x08)
  57. #define SUSPEND_ALLMODES (SUSPEND_SUSPEND0 | SUSPEND_SUSPEND1 | \
  58. SUSPEND_SUSPEND2 | SUSPEND_SUSPEND3)
  59. #define CARRIER_CHECK_DELAY (2 * HZ)
  60. struct smsc95xx_priv {
  61. u32 chip_id;
  62. u32 mac_cr;
  63. u32 hash_hi;
  64. u32 hash_lo;
  65. u32 wolopts;
  66. spinlock_t mac_cr_lock;
  67. u8 features;
  68. u8 suspend_flags;
  69. u8 mdix_ctrl;
  70. bool link_ok;
  71. struct delayed_work carrier_check;
  72. struct usbnet *dev;
  73. };
  74. static bool turbo_mode = true;
  75. module_param(turbo_mode, bool, 0644);
  76. MODULE_PARM_DESC(turbo_mode, "Enable multiple frames per Rx transaction");
  77. static int __must_check __smsc95xx_read_reg(struct usbnet *dev, u32 index,
  78. u32 *data, int in_pm)
  79. {
  80. u32 buf;
  81. int ret;
  82. int (*fn)(struct usbnet *, u8, u8, u16, u16, void *, u16);
  83. BUG_ON(!dev);
  84. if (!in_pm)
  85. fn = usbnet_read_cmd;
  86. else
  87. fn = usbnet_read_cmd_nopm;
  88. ret = fn(dev, USB_VENDOR_REQUEST_READ_REGISTER, USB_DIR_IN
  89. | USB_TYPE_VENDOR | USB_RECIP_DEVICE,
  90. 0, index, &buf, 4);
  91. if (unlikely(ret < 0)) {
  92. netdev_warn(dev->net, "Failed to read reg index 0x%08x: %d\n",
  93. index, ret);
  94. return ret;
  95. }
  96. le32_to_cpus(&buf);
  97. *data = buf;
  98. return ret;
  99. }
  100. static int __must_check __smsc95xx_write_reg(struct usbnet *dev, u32 index,
  101. u32 data, int in_pm)
  102. {
  103. u32 buf;
  104. int ret;
  105. int (*fn)(struct usbnet *, u8, u8, u16, u16, const void *, u16);
  106. BUG_ON(!dev);
  107. if (!in_pm)
  108. fn = usbnet_write_cmd;
  109. else
  110. fn = usbnet_write_cmd_nopm;
  111. buf = data;
  112. cpu_to_le32s(&buf);
  113. ret = fn(dev, USB_VENDOR_REQUEST_WRITE_REGISTER, USB_DIR_OUT
  114. | USB_TYPE_VENDOR | USB_RECIP_DEVICE,
  115. 0, index, &buf, 4);
  116. if (unlikely(ret < 0))
  117. netdev_warn(dev->net, "Failed to write reg index 0x%08x: %d\n",
  118. index, ret);
  119. return ret;
  120. }
  121. static int __must_check smsc95xx_read_reg_nopm(struct usbnet *dev, u32 index,
  122. u32 *data)
  123. {
  124. return __smsc95xx_read_reg(dev, index, data, 1);
  125. }
  126. static int __must_check smsc95xx_write_reg_nopm(struct usbnet *dev, u32 index,
  127. u32 data)
  128. {
  129. return __smsc95xx_write_reg(dev, index, data, 1);
  130. }
  131. static int __must_check smsc95xx_read_reg(struct usbnet *dev, u32 index,
  132. u32 *data)
  133. {
  134. return __smsc95xx_read_reg(dev, index, data, 0);
  135. }
  136. static int __must_check smsc95xx_write_reg(struct usbnet *dev, u32 index,
  137. u32 data)
  138. {
  139. return __smsc95xx_write_reg(dev, index, data, 0);
  140. }
  141. /* Loop until the read is completed with timeout
  142. * called with phy_mutex held */
  143. static int __must_check __smsc95xx_phy_wait_not_busy(struct usbnet *dev,
  144. int in_pm)
  145. {
  146. unsigned long start_time = jiffies;
  147. u32 val;
  148. int ret;
  149. do {
  150. ret = __smsc95xx_read_reg(dev, MII_ADDR, &val, in_pm);
  151. if (ret < 0) {
  152. netdev_warn(dev->net, "Error reading MII_ACCESS\n");
  153. return ret;
  154. }
  155. if (!(val & MII_BUSY_))
  156. return 0;
  157. } while (!time_after(jiffies, start_time + HZ));
  158. return -EIO;
  159. }
  160. static int __smsc95xx_mdio_read(struct net_device *netdev, int phy_id, int idx,
  161. int in_pm)
  162. {
  163. struct usbnet *dev = netdev_priv(netdev);
  164. u32 val, addr;
  165. int ret;
  166. mutex_lock(&dev->phy_mutex);
  167. /* confirm MII not busy */
  168. ret = __smsc95xx_phy_wait_not_busy(dev, in_pm);
  169. if (ret < 0) {
  170. netdev_warn(dev->net, "MII is busy in smsc95xx_mdio_read\n");
  171. goto done;
  172. }
  173. /* set the address, index & direction (read from PHY) */
  174. phy_id &= dev->mii.phy_id_mask;
  175. idx &= dev->mii.reg_num_mask;
  176. addr = (phy_id << 11) | (idx << 6) | MII_READ_ | MII_BUSY_;
  177. ret = __smsc95xx_write_reg(dev, MII_ADDR, addr, in_pm);
  178. if (ret < 0) {
  179. netdev_warn(dev->net, "Error writing MII_ADDR\n");
  180. goto done;
  181. }
  182. ret = __smsc95xx_phy_wait_not_busy(dev, in_pm);
  183. if (ret < 0) {
  184. netdev_warn(dev->net, "Timed out reading MII reg %02X\n", idx);
  185. goto done;
  186. }
  187. ret = __smsc95xx_read_reg(dev, MII_DATA, &val, in_pm);
  188. if (ret < 0) {
  189. netdev_warn(dev->net, "Error reading MII_DATA\n");
  190. goto done;
  191. }
  192. ret = (u16)(val & 0xFFFF);
  193. done:
  194. mutex_unlock(&dev->phy_mutex);
  195. return ret;
  196. }
  197. static void __smsc95xx_mdio_write(struct net_device *netdev, int phy_id,
  198. int idx, int regval, int in_pm)
  199. {
  200. struct usbnet *dev = netdev_priv(netdev);
  201. u32 val, addr;
  202. int ret;
  203. mutex_lock(&dev->phy_mutex);
  204. /* confirm MII not busy */
  205. ret = __smsc95xx_phy_wait_not_busy(dev, in_pm);
  206. if (ret < 0) {
  207. netdev_warn(dev->net, "MII is busy in smsc95xx_mdio_write\n");
  208. goto done;
  209. }
  210. val = regval;
  211. ret = __smsc95xx_write_reg(dev, MII_DATA, val, in_pm);
  212. if (ret < 0) {
  213. netdev_warn(dev->net, "Error writing MII_DATA\n");
  214. goto done;
  215. }
  216. /* set the address, index & direction (write to PHY) */
  217. phy_id &= dev->mii.phy_id_mask;
  218. idx &= dev->mii.reg_num_mask;
  219. addr = (phy_id << 11) | (idx << 6) | MII_WRITE_ | MII_BUSY_;
  220. ret = __smsc95xx_write_reg(dev, MII_ADDR, addr, in_pm);
  221. if (ret < 0) {
  222. netdev_warn(dev->net, "Error writing MII_ADDR\n");
  223. goto done;
  224. }
  225. ret = __smsc95xx_phy_wait_not_busy(dev, in_pm);
  226. if (ret < 0) {
  227. netdev_warn(dev->net, "Timed out writing MII reg %02X\n", idx);
  228. goto done;
  229. }
  230. done:
  231. mutex_unlock(&dev->phy_mutex);
  232. }
  233. static int smsc95xx_mdio_read_nopm(struct net_device *netdev, int phy_id,
  234. int idx)
  235. {
  236. return __smsc95xx_mdio_read(netdev, phy_id, idx, 1);
  237. }
  238. static void smsc95xx_mdio_write_nopm(struct net_device *netdev, int phy_id,
  239. int idx, int regval)
  240. {
  241. __smsc95xx_mdio_write(netdev, phy_id, idx, regval, 1);
  242. }
  243. static int smsc95xx_mdio_read(struct net_device *netdev, int phy_id, int idx)
  244. {
  245. return __smsc95xx_mdio_read(netdev, phy_id, idx, 0);
  246. }
  247. static void smsc95xx_mdio_write(struct net_device *netdev, int phy_id, int idx,
  248. int regval)
  249. {
  250. __smsc95xx_mdio_write(netdev, phy_id, idx, regval, 0);
  251. }
  252. static int __must_check smsc95xx_wait_eeprom(struct usbnet *dev)
  253. {
  254. unsigned long start_time = jiffies;
  255. u32 val;
  256. int ret;
  257. do {
  258. ret = smsc95xx_read_reg(dev, E2P_CMD, &val);
  259. if (ret < 0) {
  260. netdev_warn(dev->net, "Error reading E2P_CMD\n");
  261. return ret;
  262. }
  263. if (!(val & E2P_CMD_BUSY_) || (val & E2P_CMD_TIMEOUT_))
  264. break;
  265. udelay(40);
  266. } while (!time_after(jiffies, start_time + HZ));
  267. if (val & (E2P_CMD_TIMEOUT_ | E2P_CMD_BUSY_)) {
  268. netdev_warn(dev->net, "EEPROM read operation timeout\n");
  269. return -EIO;
  270. }
  271. return 0;
  272. }
  273. static int __must_check smsc95xx_eeprom_confirm_not_busy(struct usbnet *dev)
  274. {
  275. unsigned long start_time = jiffies;
  276. u32 val;
  277. int ret;
  278. do {
  279. ret = smsc95xx_read_reg(dev, E2P_CMD, &val);
  280. if (ret < 0) {
  281. netdev_warn(dev->net, "Error reading E2P_CMD\n");
  282. return ret;
  283. }
  284. if (!(val & E2P_CMD_BUSY_))
  285. return 0;
  286. udelay(40);
  287. } while (!time_after(jiffies, start_time + HZ));
  288. netdev_warn(dev->net, "EEPROM is busy\n");
  289. return -EIO;
  290. }
  291. static int smsc95xx_read_eeprom(struct usbnet *dev, u32 offset, u32 length,
  292. u8 *data)
  293. {
  294. u32 val;
  295. int i, ret;
  296. BUG_ON(!dev);
  297. BUG_ON(!data);
  298. ret = smsc95xx_eeprom_confirm_not_busy(dev);
  299. if (ret)
  300. return ret;
  301. for (i = 0; i < length; i++) {
  302. val = E2P_CMD_BUSY_ | E2P_CMD_READ_ | (offset & E2P_CMD_ADDR_);
  303. ret = smsc95xx_write_reg(dev, E2P_CMD, val);
  304. if (ret < 0) {
  305. netdev_warn(dev->net, "Error writing E2P_CMD\n");
  306. return ret;
  307. }
  308. ret = smsc95xx_wait_eeprom(dev);
  309. if (ret < 0)
  310. return ret;
  311. ret = smsc95xx_read_reg(dev, E2P_DATA, &val);
  312. if (ret < 0) {
  313. netdev_warn(dev->net, "Error reading E2P_DATA\n");
  314. return ret;
  315. }
  316. data[i] = val & 0xFF;
  317. offset++;
  318. }
  319. return 0;
  320. }
  321. static int smsc95xx_write_eeprom(struct usbnet *dev, u32 offset, u32 length,
  322. u8 *data)
  323. {
  324. u32 val;
  325. int i, ret;
  326. BUG_ON(!dev);
  327. BUG_ON(!data);
  328. ret = smsc95xx_eeprom_confirm_not_busy(dev);
  329. if (ret)
  330. return ret;
  331. /* Issue write/erase enable command */
  332. val = E2P_CMD_BUSY_ | E2P_CMD_EWEN_;
  333. ret = smsc95xx_write_reg(dev, E2P_CMD, val);
  334. if (ret < 0) {
  335. netdev_warn(dev->net, "Error writing E2P_DATA\n");
  336. return ret;
  337. }
  338. ret = smsc95xx_wait_eeprom(dev);
  339. if (ret < 0)
  340. return ret;
  341. for (i = 0; i < length; i++) {
  342. /* Fill data register */
  343. val = data[i];
  344. ret = smsc95xx_write_reg(dev, E2P_DATA, val);
  345. if (ret < 0) {
  346. netdev_warn(dev->net, "Error writing E2P_DATA\n");
  347. return ret;
  348. }
  349. /* Send "write" command */
  350. val = E2P_CMD_BUSY_ | E2P_CMD_WRITE_ | (offset & E2P_CMD_ADDR_);
  351. ret = smsc95xx_write_reg(dev, E2P_CMD, val);
  352. if (ret < 0) {
  353. netdev_warn(dev->net, "Error writing E2P_CMD\n");
  354. return ret;
  355. }
  356. ret = smsc95xx_wait_eeprom(dev);
  357. if (ret < 0)
  358. return ret;
  359. offset++;
  360. }
  361. return 0;
  362. }
  363. static int __must_check smsc95xx_write_reg_async(struct usbnet *dev, u16 index,
  364. u32 data)
  365. {
  366. const u16 size = 4;
  367. u32 buf;
  368. int ret;
  369. buf = data;
  370. cpu_to_le32s(&buf);
  371. ret = usbnet_write_cmd_async(dev, USB_VENDOR_REQUEST_WRITE_REGISTER,
  372. USB_DIR_OUT | USB_TYPE_VENDOR |
  373. USB_RECIP_DEVICE,
  374. 0, index, &buf, size);
  375. if (ret < 0)
  376. netdev_warn(dev->net, "Error write async cmd, sts=%d\n",
  377. ret);
  378. return ret;
  379. }
  380. /* returns hash bit number for given MAC address
  381. * example:
  382. * 01 00 5E 00 00 01 -> returns bit number 31 */
  383. static unsigned int smsc95xx_hash(char addr[ETH_ALEN])
  384. {
  385. return (ether_crc(ETH_ALEN, addr) >> 26) & 0x3f;
  386. }
  387. static void smsc95xx_set_multicast(struct net_device *netdev)
  388. {
  389. struct usbnet *dev = netdev_priv(netdev);
  390. struct smsc95xx_priv *pdata = (struct smsc95xx_priv *)(dev->data[0]);
  391. unsigned long flags;
  392. int ret;
  393. pdata->hash_hi = 0;
  394. pdata->hash_lo = 0;
  395. spin_lock_irqsave(&pdata->mac_cr_lock, flags);
  396. if (dev->net->flags & IFF_PROMISC) {
  397. netif_dbg(dev, drv, dev->net, "promiscuous mode enabled\n");
  398. pdata->mac_cr |= MAC_CR_PRMS_;
  399. pdata->mac_cr &= ~(MAC_CR_MCPAS_ | MAC_CR_HPFILT_);
  400. } else if (dev->net->flags & IFF_ALLMULTI) {
  401. netif_dbg(dev, drv, dev->net, "receive all multicast enabled\n");
  402. pdata->mac_cr |= MAC_CR_MCPAS_;
  403. pdata->mac_cr &= ~(MAC_CR_PRMS_ | MAC_CR_HPFILT_);
  404. } else if (!netdev_mc_empty(dev->net)) {
  405. struct netdev_hw_addr *ha;
  406. pdata->mac_cr |= MAC_CR_HPFILT_;
  407. pdata->mac_cr &= ~(MAC_CR_PRMS_ | MAC_CR_MCPAS_);
  408. netdev_for_each_mc_addr(ha, netdev) {
  409. u32 bitnum = smsc95xx_hash(ha->addr);
  410. u32 mask = 0x01 << (bitnum & 0x1F);
  411. if (bitnum & 0x20)
  412. pdata->hash_hi |= mask;
  413. else
  414. pdata->hash_lo |= mask;
  415. }
  416. netif_dbg(dev, drv, dev->net, "HASHH=0x%08X, HASHL=0x%08X\n",
  417. pdata->hash_hi, pdata->hash_lo);
  418. } else {
  419. netif_dbg(dev, drv, dev->net, "receive own packets only\n");
  420. pdata->mac_cr &=
  421. ~(MAC_CR_PRMS_ | MAC_CR_MCPAS_ | MAC_CR_HPFILT_);
  422. }
  423. spin_unlock_irqrestore(&pdata->mac_cr_lock, flags);
  424. /* Initiate async writes, as we can't wait for completion here */
  425. ret = smsc95xx_write_reg_async(dev, HASHH, pdata->hash_hi);
  426. if (ret < 0)
  427. netdev_warn(dev->net, "failed to initiate async write to HASHH\n");
  428. ret = smsc95xx_write_reg_async(dev, HASHL, pdata->hash_lo);
  429. if (ret < 0)
  430. netdev_warn(dev->net, "failed to initiate async write to HASHL\n");
  431. ret = smsc95xx_write_reg_async(dev, MAC_CR, pdata->mac_cr);
  432. if (ret < 0)
  433. netdev_warn(dev->net, "failed to initiate async write to MAC_CR\n");
  434. }
  435. static int smsc95xx_phy_update_flowcontrol(struct usbnet *dev, u8 duplex,
  436. u16 lcladv, u16 rmtadv)
  437. {
  438. u32 flow, afc_cfg = 0;
  439. int ret = smsc95xx_read_reg(dev, AFC_CFG, &afc_cfg);
  440. if (ret < 0)
  441. return ret;
  442. if (duplex == DUPLEX_FULL) {
  443. u8 cap = mii_resolve_flowctrl_fdx(lcladv, rmtadv);
  444. if (cap & FLOW_CTRL_RX)
  445. flow = 0xFFFF0002;
  446. else
  447. flow = 0;
  448. if (cap & FLOW_CTRL_TX)
  449. afc_cfg |= 0xF;
  450. else
  451. afc_cfg &= ~0xF;
  452. netif_dbg(dev, link, dev->net, "rx pause %s, tx pause %s\n",
  453. cap & FLOW_CTRL_RX ? "enabled" : "disabled",
  454. cap & FLOW_CTRL_TX ? "enabled" : "disabled");
  455. } else {
  456. netif_dbg(dev, link, dev->net, "half duplex\n");
  457. flow = 0;
  458. afc_cfg |= 0xF;
  459. }
  460. ret = smsc95xx_write_reg(dev, FLOW, flow);
  461. if (ret < 0)
  462. return ret;
  463. return smsc95xx_write_reg(dev, AFC_CFG, afc_cfg);
  464. }
  465. static int smsc95xx_link_reset(struct usbnet *dev)
  466. {
  467. struct smsc95xx_priv *pdata = (struct smsc95xx_priv *)(dev->data[0]);
  468. struct mii_if_info *mii = &dev->mii;
  469. struct ethtool_cmd ecmd = { .cmd = ETHTOOL_GSET };
  470. unsigned long flags;
  471. u16 lcladv, rmtadv;
  472. int ret;
  473. /* clear interrupt status */
  474. ret = smsc95xx_mdio_read(dev->net, mii->phy_id, PHY_INT_SRC);
  475. if (ret < 0)
  476. return ret;
  477. ret = smsc95xx_write_reg(dev, INT_STS, INT_STS_CLEAR_ALL_);
  478. if (ret < 0)
  479. return ret;
  480. mii_check_media(mii, 1, 1);
  481. mii_ethtool_gset(&dev->mii, &ecmd);
  482. lcladv = smsc95xx_mdio_read(dev->net, mii->phy_id, MII_ADVERTISE);
  483. rmtadv = smsc95xx_mdio_read(dev->net, mii->phy_id, MII_LPA);
  484. netif_dbg(dev, link, dev->net,
  485. "speed: %u duplex: %d lcladv: %04x rmtadv: %04x\n",
  486. ethtool_cmd_speed(&ecmd), ecmd.duplex, lcladv, rmtadv);
  487. spin_lock_irqsave(&pdata->mac_cr_lock, flags);
  488. if (ecmd.duplex != DUPLEX_FULL) {
  489. pdata->mac_cr &= ~MAC_CR_FDPX_;
  490. pdata->mac_cr |= MAC_CR_RCVOWN_;
  491. } else {
  492. pdata->mac_cr &= ~MAC_CR_RCVOWN_;
  493. pdata->mac_cr |= MAC_CR_FDPX_;
  494. }
  495. spin_unlock_irqrestore(&pdata->mac_cr_lock, flags);
  496. ret = smsc95xx_write_reg(dev, MAC_CR, pdata->mac_cr);
  497. if (ret < 0)
  498. return ret;
  499. ret = smsc95xx_phy_update_flowcontrol(dev, ecmd.duplex, lcladv, rmtadv);
  500. if (ret < 0)
  501. netdev_warn(dev->net, "Error updating PHY flow control\n");
  502. return ret;
  503. }
  504. static void smsc95xx_status(struct usbnet *dev, struct urb *urb)
  505. {
  506. u32 intdata;
  507. if (urb->actual_length != 4) {
  508. netdev_warn(dev->net, "unexpected urb length %d\n",
  509. urb->actual_length);
  510. return;
  511. }
  512. memcpy(&intdata, urb->transfer_buffer, 4);
  513. le32_to_cpus(&intdata);
  514. netif_dbg(dev, link, dev->net, "intdata: 0x%08X\n", intdata);
  515. if (intdata & INT_ENP_PHY_INT_)
  516. usbnet_defer_kevent(dev, EVENT_LINK_RESET);
  517. else
  518. netdev_warn(dev->net, "unexpected interrupt, intdata=0x%08X\n",
  519. intdata);
  520. }
  521. static void set_carrier(struct usbnet *dev, bool link)
  522. {
  523. struct smsc95xx_priv *pdata = (struct smsc95xx_priv *)(dev->data[0]);
  524. if (pdata->link_ok == link)
  525. return;
  526. pdata->link_ok = link;
  527. if (link)
  528. usbnet_link_change(dev, 1, 0);
  529. else
  530. usbnet_link_change(dev, 0, 0);
  531. }
  532. static void check_carrier(struct work_struct *work)
  533. {
  534. struct smsc95xx_priv *pdata = container_of(work, struct smsc95xx_priv,
  535. carrier_check.work);
  536. struct usbnet *dev = pdata->dev;
  537. int ret;
  538. if (pdata->suspend_flags != 0)
  539. return;
  540. ret = smsc95xx_mdio_read(dev->net, dev->mii.phy_id, MII_BMSR);
  541. if (ret < 0) {
  542. netdev_warn(dev->net, "Failed to read MII_BMSR\n");
  543. return;
  544. }
  545. if (ret & BMSR_LSTATUS)
  546. set_carrier(dev, 1);
  547. else
  548. set_carrier(dev, 0);
  549. schedule_delayed_work(&pdata->carrier_check, CARRIER_CHECK_DELAY);
  550. }
  551. /* Enable or disable Tx & Rx checksum offload engines */
  552. static int smsc95xx_set_features(struct net_device *netdev,
  553. netdev_features_t features)
  554. {
  555. struct usbnet *dev = netdev_priv(netdev);
  556. u32 read_buf;
  557. int ret;
  558. ret = smsc95xx_read_reg(dev, COE_CR, &read_buf);
  559. if (ret < 0)
  560. return ret;
  561. if (features & NETIF_F_HW_CSUM)
  562. read_buf |= Tx_COE_EN_;
  563. else
  564. read_buf &= ~Tx_COE_EN_;
  565. if (features & NETIF_F_RXCSUM)
  566. read_buf |= Rx_COE_EN_;
  567. else
  568. read_buf &= ~Rx_COE_EN_;
  569. ret = smsc95xx_write_reg(dev, COE_CR, read_buf);
  570. if (ret < 0)
  571. return ret;
  572. netif_dbg(dev, hw, dev->net, "COE_CR = 0x%08x\n", read_buf);
  573. return 0;
  574. }
  575. static int smsc95xx_ethtool_get_eeprom_len(struct net_device *net)
  576. {
  577. return MAX_EEPROM_SIZE;
  578. }
  579. static int smsc95xx_ethtool_get_eeprom(struct net_device *netdev,
  580. struct ethtool_eeprom *ee, u8 *data)
  581. {
  582. struct usbnet *dev = netdev_priv(netdev);
  583. ee->magic = LAN95XX_EEPROM_MAGIC;
  584. return smsc95xx_read_eeprom(dev, ee->offset, ee->len, data);
  585. }
  586. static int smsc95xx_ethtool_set_eeprom(struct net_device *netdev,
  587. struct ethtool_eeprom *ee, u8 *data)
  588. {
  589. struct usbnet *dev = netdev_priv(netdev);
  590. if (ee->magic != LAN95XX_EEPROM_MAGIC) {
  591. netdev_warn(dev->net, "EEPROM: magic value mismatch, magic = 0x%x\n",
  592. ee->magic);
  593. return -EINVAL;
  594. }
  595. return smsc95xx_write_eeprom(dev, ee->offset, ee->len, data);
  596. }
  597. static int smsc95xx_ethtool_getregslen(struct net_device *netdev)
  598. {
  599. /* all smsc95xx registers */
  600. return COE_CR - ID_REV + sizeof(u32);
  601. }
  602. static void
  603. smsc95xx_ethtool_getregs(struct net_device *netdev, struct ethtool_regs *regs,
  604. void *buf)
  605. {
  606. struct usbnet *dev = netdev_priv(netdev);
  607. unsigned int i, j;
  608. int retval;
  609. u32 *data = buf;
  610. retval = smsc95xx_read_reg(dev, ID_REV, &regs->version);
  611. if (retval < 0) {
  612. netdev_warn(netdev, "REGS: cannot read ID_REV\n");
  613. return;
  614. }
  615. for (i = ID_REV, j = 0; i <= COE_CR; i += (sizeof(u32)), j++) {
  616. retval = smsc95xx_read_reg(dev, i, &data[j]);
  617. if (retval < 0) {
  618. netdev_warn(netdev, "REGS: cannot read reg[%x]\n", i);
  619. return;
  620. }
  621. }
  622. }
  623. static void smsc95xx_ethtool_get_wol(struct net_device *net,
  624. struct ethtool_wolinfo *wolinfo)
  625. {
  626. struct usbnet *dev = netdev_priv(net);
  627. struct smsc95xx_priv *pdata = (struct smsc95xx_priv *)(dev->data[0]);
  628. wolinfo->supported = SUPPORTED_WAKE;
  629. wolinfo->wolopts = pdata->wolopts;
  630. }
  631. static int smsc95xx_ethtool_set_wol(struct net_device *net,
  632. struct ethtool_wolinfo *wolinfo)
  633. {
  634. struct usbnet *dev = netdev_priv(net);
  635. struct smsc95xx_priv *pdata = (struct smsc95xx_priv *)(dev->data[0]);
  636. int ret;
  637. pdata->wolopts = wolinfo->wolopts & SUPPORTED_WAKE;
  638. ret = device_set_wakeup_enable(&dev->udev->dev, pdata->wolopts);
  639. if (ret < 0)
  640. netdev_warn(dev->net, "device_set_wakeup_enable error %d\n", ret);
  641. return ret;
  642. }
  643. static int get_mdix_status(struct net_device *net)
  644. {
  645. struct usbnet *dev = netdev_priv(net);
  646. u32 val;
  647. int buf;
  648. buf = smsc95xx_mdio_read(dev->net, dev->mii.phy_id, SPECIAL_CTRL_STS);
  649. if (buf & SPECIAL_CTRL_STS_OVRRD_AMDIX_) {
  650. if (buf & SPECIAL_CTRL_STS_AMDIX_ENABLE_)
  651. return ETH_TP_MDI_AUTO;
  652. else if (buf & SPECIAL_CTRL_STS_AMDIX_STATE_)
  653. return ETH_TP_MDI_X;
  654. } else {
  655. buf = smsc95xx_read_reg(dev, STRAP_STATUS, &val);
  656. if (val & STRAP_STATUS_AMDIX_EN_)
  657. return ETH_TP_MDI_AUTO;
  658. }
  659. return ETH_TP_MDI;
  660. }
  661. static void set_mdix_status(struct net_device *net, __u8 mdix_ctrl)
  662. {
  663. struct usbnet *dev = netdev_priv(net);
  664. struct smsc95xx_priv *pdata = (struct smsc95xx_priv *)(dev->data[0]);
  665. int buf;
  666. if ((pdata->chip_id == ID_REV_CHIP_ID_9500A_) ||
  667. (pdata->chip_id == ID_REV_CHIP_ID_9530_) ||
  668. (pdata->chip_id == ID_REV_CHIP_ID_89530_) ||
  669. (pdata->chip_id == ID_REV_CHIP_ID_9730_)) {
  670. /* Extend Manual AutoMDIX timer for 9500A/9500Ai */
  671. buf = smsc95xx_mdio_read(dev->net, dev->mii.phy_id,
  672. PHY_EDPD_CONFIG);
  673. buf |= PHY_EDPD_CONFIG_EXT_CROSSOVER_;
  674. smsc95xx_mdio_write(dev->net, dev->mii.phy_id,
  675. PHY_EDPD_CONFIG, buf);
  676. }
  677. if (mdix_ctrl == ETH_TP_MDI) {
  678. buf = smsc95xx_mdio_read(dev->net, dev->mii.phy_id,
  679. SPECIAL_CTRL_STS);
  680. buf |= SPECIAL_CTRL_STS_OVRRD_AMDIX_;
  681. buf &= ~(SPECIAL_CTRL_STS_AMDIX_ENABLE_ |
  682. SPECIAL_CTRL_STS_AMDIX_STATE_);
  683. smsc95xx_mdio_write(dev->net, dev->mii.phy_id,
  684. SPECIAL_CTRL_STS, buf);
  685. } else if (mdix_ctrl == ETH_TP_MDI_X) {
  686. buf = smsc95xx_mdio_read(dev->net, dev->mii.phy_id,
  687. SPECIAL_CTRL_STS);
  688. buf |= SPECIAL_CTRL_STS_OVRRD_AMDIX_;
  689. buf &= ~(SPECIAL_CTRL_STS_AMDIX_ENABLE_ |
  690. SPECIAL_CTRL_STS_AMDIX_STATE_);
  691. buf |= SPECIAL_CTRL_STS_AMDIX_STATE_;
  692. smsc95xx_mdio_write(dev->net, dev->mii.phy_id,
  693. SPECIAL_CTRL_STS, buf);
  694. } else if (mdix_ctrl == ETH_TP_MDI_AUTO) {
  695. buf = smsc95xx_mdio_read(dev->net, dev->mii.phy_id,
  696. SPECIAL_CTRL_STS);
  697. buf &= ~SPECIAL_CTRL_STS_OVRRD_AMDIX_;
  698. buf &= ~(SPECIAL_CTRL_STS_AMDIX_ENABLE_ |
  699. SPECIAL_CTRL_STS_AMDIX_STATE_);
  700. buf |= SPECIAL_CTRL_STS_AMDIX_ENABLE_;
  701. smsc95xx_mdio_write(dev->net, dev->mii.phy_id,
  702. SPECIAL_CTRL_STS, buf);
  703. }
  704. pdata->mdix_ctrl = mdix_ctrl;
  705. }
  706. static int smsc95xx_get_settings(struct net_device *net,
  707. struct ethtool_cmd *cmd)
  708. {
  709. struct usbnet *dev = netdev_priv(net);
  710. struct smsc95xx_priv *pdata = (struct smsc95xx_priv *)(dev->data[0]);
  711. int retval;
  712. retval = usbnet_get_settings(net, cmd);
  713. cmd->eth_tp_mdix = pdata->mdix_ctrl;
  714. cmd->eth_tp_mdix_ctrl = pdata->mdix_ctrl;
  715. return retval;
  716. }
  717. static int smsc95xx_set_settings(struct net_device *net,
  718. struct ethtool_cmd *cmd)
  719. {
  720. struct usbnet *dev = netdev_priv(net);
  721. struct smsc95xx_priv *pdata = (struct smsc95xx_priv *)(dev->data[0]);
  722. int retval;
  723. if (pdata->mdix_ctrl != cmd->eth_tp_mdix_ctrl)
  724. set_mdix_status(net, cmd->eth_tp_mdix_ctrl);
  725. retval = usbnet_set_settings(net, cmd);
  726. return retval;
  727. }
  728. static const struct ethtool_ops smsc95xx_ethtool_ops = {
  729. .get_link = usbnet_get_link,
  730. .nway_reset = usbnet_nway_reset,
  731. .get_drvinfo = usbnet_get_drvinfo,
  732. .get_msglevel = usbnet_get_msglevel,
  733. .set_msglevel = usbnet_set_msglevel,
  734. .get_settings = smsc95xx_get_settings,
  735. .set_settings = smsc95xx_set_settings,
  736. .get_eeprom_len = smsc95xx_ethtool_get_eeprom_len,
  737. .get_eeprom = smsc95xx_ethtool_get_eeprom,
  738. .set_eeprom = smsc95xx_ethtool_set_eeprom,
  739. .get_regs_len = smsc95xx_ethtool_getregslen,
  740. .get_regs = smsc95xx_ethtool_getregs,
  741. .get_wol = smsc95xx_ethtool_get_wol,
  742. .set_wol = smsc95xx_ethtool_set_wol,
  743. };
  744. static int smsc95xx_ioctl(struct net_device *netdev, struct ifreq *rq, int cmd)
  745. {
  746. struct usbnet *dev = netdev_priv(netdev);
  747. if (!netif_running(netdev))
  748. return -EINVAL;
  749. return generic_mii_ioctl(&dev->mii, if_mii(rq), cmd, NULL);
  750. }
  751. static void smsc95xx_init_mac_address(struct usbnet *dev)
  752. {
  753. const u8 *mac_addr;
  754. /* maybe the boot loader passed the MAC address in devicetree */
  755. mac_addr = of_get_mac_address(dev->udev->dev.of_node);
  756. if (mac_addr) {
  757. memcpy(dev->net->dev_addr, mac_addr, ETH_ALEN);
  758. return;
  759. }
  760. /* try reading mac address from EEPROM */
  761. if (smsc95xx_read_eeprom(dev, EEPROM_MAC_OFFSET, ETH_ALEN,
  762. dev->net->dev_addr) == 0) {
  763. if (is_valid_ether_addr(dev->net->dev_addr)) {
  764. /* eeprom values are valid so use them */
  765. netif_dbg(dev, ifup, dev->net, "MAC address read from EEPROM\n");
  766. return;
  767. }
  768. }
  769. /* no useful static MAC address found. generate a random one */
  770. eth_hw_addr_random(dev->net);
  771. netif_dbg(dev, ifup, dev->net, "MAC address set to eth_random_addr\n");
  772. }
  773. static int smsc95xx_set_mac_address(struct usbnet *dev)
  774. {
  775. u32 addr_lo = dev->net->dev_addr[0] | dev->net->dev_addr[1] << 8 |
  776. dev->net->dev_addr[2] << 16 | dev->net->dev_addr[3] << 24;
  777. u32 addr_hi = dev->net->dev_addr[4] | dev->net->dev_addr[5] << 8;
  778. int ret;
  779. ret = smsc95xx_write_reg(dev, ADDRL, addr_lo);
  780. if (ret < 0)
  781. return ret;
  782. return smsc95xx_write_reg(dev, ADDRH, addr_hi);
  783. }
  784. /* starts the TX path */
  785. static int smsc95xx_start_tx_path(struct usbnet *dev)
  786. {
  787. struct smsc95xx_priv *pdata = (struct smsc95xx_priv *)(dev->data[0]);
  788. unsigned long flags;
  789. int ret;
  790. /* Enable Tx at MAC */
  791. spin_lock_irqsave(&pdata->mac_cr_lock, flags);
  792. pdata->mac_cr |= MAC_CR_TXEN_;
  793. spin_unlock_irqrestore(&pdata->mac_cr_lock, flags);
  794. ret = smsc95xx_write_reg(dev, MAC_CR, pdata->mac_cr);
  795. if (ret < 0)
  796. return ret;
  797. /* Enable Tx at SCSRs */
  798. return smsc95xx_write_reg(dev, TX_CFG, TX_CFG_ON_);
  799. }
  800. /* Starts the Receive path */
  801. static int smsc95xx_start_rx_path(struct usbnet *dev, int in_pm)
  802. {
  803. struct smsc95xx_priv *pdata = (struct smsc95xx_priv *)(dev->data[0]);
  804. unsigned long flags;
  805. spin_lock_irqsave(&pdata->mac_cr_lock, flags);
  806. pdata->mac_cr |= MAC_CR_RXEN_;
  807. spin_unlock_irqrestore(&pdata->mac_cr_lock, flags);
  808. return __smsc95xx_write_reg(dev, MAC_CR, pdata->mac_cr, in_pm);
  809. }
  810. static int smsc95xx_phy_initialize(struct usbnet *dev)
  811. {
  812. int bmcr, ret, timeout = 0;
  813. /* Initialize MII structure */
  814. dev->mii.dev = dev->net;
  815. dev->mii.mdio_read = smsc95xx_mdio_read;
  816. dev->mii.mdio_write = smsc95xx_mdio_write;
  817. dev->mii.phy_id_mask = 0x1f;
  818. dev->mii.reg_num_mask = 0x1f;
  819. dev->mii.phy_id = SMSC95XX_INTERNAL_PHY_ID;
  820. /* reset phy and wait for reset to complete */
  821. smsc95xx_mdio_write(dev->net, dev->mii.phy_id, MII_BMCR, BMCR_RESET);
  822. do {
  823. msleep(10);
  824. bmcr = smsc95xx_mdio_read(dev->net, dev->mii.phy_id, MII_BMCR);
  825. timeout++;
  826. } while ((bmcr & BMCR_RESET) && (timeout < 100));
  827. if (timeout >= 100) {
  828. netdev_warn(dev->net, "timeout on PHY Reset");
  829. return -EIO;
  830. }
  831. smsc95xx_mdio_write(dev->net, dev->mii.phy_id, MII_ADVERTISE,
  832. ADVERTISE_ALL | ADVERTISE_CSMA | ADVERTISE_PAUSE_CAP |
  833. ADVERTISE_PAUSE_ASYM);
  834. /* read to clear */
  835. ret = smsc95xx_mdio_read(dev->net, dev->mii.phy_id, PHY_INT_SRC);
  836. if (ret < 0) {
  837. netdev_warn(dev->net, "Failed to read PHY_INT_SRC during init\n");
  838. return ret;
  839. }
  840. smsc95xx_mdio_write(dev->net, dev->mii.phy_id, PHY_INT_MASK,
  841. PHY_INT_MASK_DEFAULT_);
  842. mii_nway_restart(&dev->mii);
  843. netif_dbg(dev, ifup, dev->net, "phy initialised successfully\n");
  844. return 0;
  845. }
  846. static int smsc95xx_reset(struct usbnet *dev)
  847. {
  848. struct smsc95xx_priv *pdata = (struct smsc95xx_priv *)(dev->data[0]);
  849. u32 read_buf, write_buf, burst_cap;
  850. int ret = 0, timeout;
  851. netif_dbg(dev, ifup, dev->net, "entering smsc95xx_reset\n");
  852. ret = smsc95xx_write_reg(dev, HW_CFG, HW_CFG_LRST_);
  853. if (ret < 0)
  854. return ret;
  855. timeout = 0;
  856. do {
  857. msleep(10);
  858. ret = smsc95xx_read_reg(dev, HW_CFG, &read_buf);
  859. if (ret < 0)
  860. return ret;
  861. timeout++;
  862. } while ((read_buf & HW_CFG_LRST_) && (timeout < 100));
  863. if (timeout >= 100) {
  864. netdev_warn(dev->net, "timeout waiting for completion of Lite Reset\n");
  865. return ret;
  866. }
  867. ret = smsc95xx_write_reg(dev, PM_CTRL, PM_CTL_PHY_RST_);
  868. if (ret < 0)
  869. return ret;
  870. timeout = 0;
  871. do {
  872. msleep(10);
  873. ret = smsc95xx_read_reg(dev, PM_CTRL, &read_buf);
  874. if (ret < 0)
  875. return ret;
  876. timeout++;
  877. } while ((read_buf & PM_CTL_PHY_RST_) && (timeout < 100));
  878. if (timeout >= 100) {
  879. netdev_warn(dev->net, "timeout waiting for PHY Reset\n");
  880. return ret;
  881. }
  882. ret = smsc95xx_set_mac_address(dev);
  883. if (ret < 0)
  884. return ret;
  885. netif_dbg(dev, ifup, dev->net, "MAC Address: %pM\n",
  886. dev->net->dev_addr);
  887. ret = smsc95xx_read_reg(dev, HW_CFG, &read_buf);
  888. if (ret < 0)
  889. return ret;
  890. netif_dbg(dev, ifup, dev->net, "Read Value from HW_CFG : 0x%08x\n",
  891. read_buf);
  892. read_buf |= HW_CFG_BIR_;
  893. ret = smsc95xx_write_reg(dev, HW_CFG, read_buf);
  894. if (ret < 0)
  895. return ret;
  896. ret = smsc95xx_read_reg(dev, HW_CFG, &read_buf);
  897. if (ret < 0)
  898. return ret;
  899. netif_dbg(dev, ifup, dev->net,
  900. "Read Value from HW_CFG after writing HW_CFG_BIR_: 0x%08x\n",
  901. read_buf);
  902. if (!turbo_mode) {
  903. burst_cap = 0;
  904. dev->rx_urb_size = MAX_SINGLE_PACKET_SIZE;
  905. } else if (dev->udev->speed == USB_SPEED_HIGH) {
  906. burst_cap = DEFAULT_HS_BURST_CAP_SIZE / HS_USB_PKT_SIZE;
  907. dev->rx_urb_size = DEFAULT_HS_BURST_CAP_SIZE;
  908. } else {
  909. burst_cap = DEFAULT_FS_BURST_CAP_SIZE / FS_USB_PKT_SIZE;
  910. dev->rx_urb_size = DEFAULT_FS_BURST_CAP_SIZE;
  911. }
  912. netif_dbg(dev, ifup, dev->net, "rx_urb_size=%ld\n",
  913. (ulong)dev->rx_urb_size);
  914. ret = smsc95xx_write_reg(dev, BURST_CAP, burst_cap);
  915. if (ret < 0)
  916. return ret;
  917. ret = smsc95xx_read_reg(dev, BURST_CAP, &read_buf);
  918. if (ret < 0)
  919. return ret;
  920. netif_dbg(dev, ifup, dev->net,
  921. "Read Value from BURST_CAP after writing: 0x%08x\n",
  922. read_buf);
  923. ret = smsc95xx_write_reg(dev, BULK_IN_DLY, DEFAULT_BULK_IN_DELAY);
  924. if (ret < 0)
  925. return ret;
  926. ret = smsc95xx_read_reg(dev, BULK_IN_DLY, &read_buf);
  927. if (ret < 0)
  928. return ret;
  929. netif_dbg(dev, ifup, dev->net,
  930. "Read Value from BULK_IN_DLY after writing: 0x%08x\n",
  931. read_buf);
  932. ret = smsc95xx_read_reg(dev, HW_CFG, &read_buf);
  933. if (ret < 0)
  934. return ret;
  935. netif_dbg(dev, ifup, dev->net, "Read Value from HW_CFG: 0x%08x\n",
  936. read_buf);
  937. if (turbo_mode)
  938. read_buf |= (HW_CFG_MEF_ | HW_CFG_BCE_);
  939. read_buf &= ~HW_CFG_RXDOFF_;
  940. /* set Rx data offset=2, Make IP header aligns on word boundary. */
  941. read_buf |= NET_IP_ALIGN << 9;
  942. ret = smsc95xx_write_reg(dev, HW_CFG, read_buf);
  943. if (ret < 0)
  944. return ret;
  945. ret = smsc95xx_read_reg(dev, HW_CFG, &read_buf);
  946. if (ret < 0)
  947. return ret;
  948. netif_dbg(dev, ifup, dev->net,
  949. "Read Value from HW_CFG after writing: 0x%08x\n", read_buf);
  950. ret = smsc95xx_write_reg(dev, INT_STS, INT_STS_CLEAR_ALL_);
  951. if (ret < 0)
  952. return ret;
  953. ret = smsc95xx_read_reg(dev, ID_REV, &read_buf);
  954. if (ret < 0)
  955. return ret;
  956. netif_dbg(dev, ifup, dev->net, "ID_REV = 0x%08x\n", read_buf);
  957. /* Configure GPIO pins as LED outputs */
  958. write_buf = LED_GPIO_CFG_SPD_LED | LED_GPIO_CFG_LNK_LED |
  959. LED_GPIO_CFG_FDX_LED;
  960. ret = smsc95xx_write_reg(dev, LED_GPIO_CFG, write_buf);
  961. if (ret < 0)
  962. return ret;
  963. /* Init Tx */
  964. ret = smsc95xx_write_reg(dev, FLOW, 0);
  965. if (ret < 0)
  966. return ret;
  967. ret = smsc95xx_write_reg(dev, AFC_CFG, AFC_CFG_DEFAULT);
  968. if (ret < 0)
  969. return ret;
  970. /* Don't need mac_cr_lock during initialisation */
  971. ret = smsc95xx_read_reg(dev, MAC_CR, &pdata->mac_cr);
  972. if (ret < 0)
  973. return ret;
  974. /* Init Rx */
  975. /* Set Vlan */
  976. ret = smsc95xx_write_reg(dev, VLAN1, (u32)ETH_P_8021Q);
  977. if (ret < 0)
  978. return ret;
  979. /* Enable or disable checksum offload engines */
  980. ret = smsc95xx_set_features(dev->net, dev->net->features);
  981. if (ret < 0) {
  982. netdev_warn(dev->net, "Failed to set checksum offload features\n");
  983. return ret;
  984. }
  985. smsc95xx_set_multicast(dev->net);
  986. ret = smsc95xx_phy_initialize(dev);
  987. if (ret < 0) {
  988. netdev_warn(dev->net, "Failed to init PHY\n");
  989. return ret;
  990. }
  991. ret = smsc95xx_read_reg(dev, INT_EP_CTL, &read_buf);
  992. if (ret < 0)
  993. return ret;
  994. /* enable PHY interrupts */
  995. read_buf |= INT_EP_CTL_PHY_INT_;
  996. ret = smsc95xx_write_reg(dev, INT_EP_CTL, read_buf);
  997. if (ret < 0)
  998. return ret;
  999. ret = smsc95xx_start_tx_path(dev);
  1000. if (ret < 0) {
  1001. netdev_warn(dev->net, "Failed to start TX path\n");
  1002. return ret;
  1003. }
  1004. ret = smsc95xx_start_rx_path(dev, 0);
  1005. if (ret < 0) {
  1006. netdev_warn(dev->net, "Failed to start RX path\n");
  1007. return ret;
  1008. }
  1009. netif_dbg(dev, ifup, dev->net, "smsc95xx_reset, return 0\n");
  1010. return 0;
  1011. }
  1012. static const struct net_device_ops smsc95xx_netdev_ops = {
  1013. .ndo_open = usbnet_open,
  1014. .ndo_stop = usbnet_stop,
  1015. .ndo_start_xmit = usbnet_start_xmit,
  1016. .ndo_tx_timeout = usbnet_tx_timeout,
  1017. .ndo_change_mtu = usbnet_change_mtu,
  1018. .ndo_set_mac_address = eth_mac_addr,
  1019. .ndo_validate_addr = eth_validate_addr,
  1020. .ndo_do_ioctl = smsc95xx_ioctl,
  1021. .ndo_set_rx_mode = smsc95xx_set_multicast,
  1022. .ndo_set_features = smsc95xx_set_features,
  1023. };
  1024. static int smsc95xx_bind(struct usbnet *dev, struct usb_interface *intf)
  1025. {
  1026. struct smsc95xx_priv *pdata = NULL;
  1027. u32 val;
  1028. int ret;
  1029. printk(KERN_INFO SMSC_CHIPNAME " v" SMSC_DRIVER_VERSION "\n");
  1030. ret = usbnet_get_endpoints(dev, intf);
  1031. if (ret < 0) {
  1032. netdev_warn(dev->net, "usbnet_get_endpoints failed: %d\n", ret);
  1033. return ret;
  1034. }
  1035. dev->data[0] = (unsigned long)kzalloc(sizeof(struct smsc95xx_priv),
  1036. GFP_KERNEL);
  1037. pdata = (struct smsc95xx_priv *)(dev->data[0]);
  1038. if (!pdata)
  1039. return -ENOMEM;
  1040. spin_lock_init(&pdata->mac_cr_lock);
  1041. if (DEFAULT_TX_CSUM_ENABLE)
  1042. dev->net->features |= NETIF_F_HW_CSUM;
  1043. if (DEFAULT_RX_CSUM_ENABLE)
  1044. dev->net->features |= NETIF_F_RXCSUM;
  1045. dev->net->hw_features = NETIF_F_HW_CSUM | NETIF_F_RXCSUM;
  1046. smsc95xx_init_mac_address(dev);
  1047. /* Init all registers */
  1048. ret = smsc95xx_reset(dev);
  1049. /* detect device revision as different features may be available */
  1050. ret = smsc95xx_read_reg(dev, ID_REV, &val);
  1051. if (ret < 0)
  1052. return ret;
  1053. val >>= 16;
  1054. pdata->chip_id = val;
  1055. pdata->mdix_ctrl = get_mdix_status(dev->net);
  1056. if ((val == ID_REV_CHIP_ID_9500A_) || (val == ID_REV_CHIP_ID_9530_) ||
  1057. (val == ID_REV_CHIP_ID_89530_) || (val == ID_REV_CHIP_ID_9730_))
  1058. pdata->features = (FEATURE_8_WAKEUP_FILTERS |
  1059. FEATURE_PHY_NLP_CROSSOVER |
  1060. FEATURE_REMOTE_WAKEUP);
  1061. else if (val == ID_REV_CHIP_ID_9512_)
  1062. pdata->features = FEATURE_8_WAKEUP_FILTERS;
  1063. dev->net->netdev_ops = &smsc95xx_netdev_ops;
  1064. dev->net->ethtool_ops = &smsc95xx_ethtool_ops;
  1065. dev->net->flags |= IFF_MULTICAST;
  1066. dev->net->hard_header_len += SMSC95XX_TX_OVERHEAD_CSUM;
  1067. dev->hard_mtu = dev->net->mtu + dev->net->hard_header_len;
  1068. pdata->dev = dev;
  1069. INIT_DELAYED_WORK(&pdata->carrier_check, check_carrier);
  1070. schedule_delayed_work(&pdata->carrier_check, CARRIER_CHECK_DELAY);
  1071. return 0;
  1072. }
  1073. static void smsc95xx_unbind(struct usbnet *dev, struct usb_interface *intf)
  1074. {
  1075. struct smsc95xx_priv *pdata = (struct smsc95xx_priv *)(dev->data[0]);
  1076. if (pdata) {
  1077. cancel_delayed_work(&pdata->carrier_check);
  1078. netif_dbg(dev, ifdown, dev->net, "free pdata\n");
  1079. kfree(pdata);
  1080. pdata = NULL;
  1081. dev->data[0] = 0;
  1082. }
  1083. }
  1084. static u32 smsc_crc(const u8 *buffer, size_t len, int filter)
  1085. {
  1086. u32 crc = bitrev16(crc16(0xFFFF, buffer, len));
  1087. return crc << ((filter % 2) * 16);
  1088. }
  1089. static int smsc95xx_enable_phy_wakeup_interrupts(struct usbnet *dev, u16 mask)
  1090. {
  1091. struct mii_if_info *mii = &dev->mii;
  1092. int ret;
  1093. netdev_dbg(dev->net, "enabling PHY wakeup interrupts\n");
  1094. /* read to clear */
  1095. ret = smsc95xx_mdio_read_nopm(dev->net, mii->phy_id, PHY_INT_SRC);
  1096. if (ret < 0)
  1097. return ret;
  1098. /* enable interrupt source */
  1099. ret = smsc95xx_mdio_read_nopm(dev->net, mii->phy_id, PHY_INT_MASK);
  1100. if (ret < 0)
  1101. return ret;
  1102. ret |= mask;
  1103. smsc95xx_mdio_write_nopm(dev->net, mii->phy_id, PHY_INT_MASK, ret);
  1104. return 0;
  1105. }
  1106. static int smsc95xx_link_ok_nopm(struct usbnet *dev)
  1107. {
  1108. struct mii_if_info *mii = &dev->mii;
  1109. int ret;
  1110. /* first, a dummy read, needed to latch some MII phys */
  1111. ret = smsc95xx_mdio_read_nopm(dev->net, mii->phy_id, MII_BMSR);
  1112. if (ret < 0)
  1113. return ret;
  1114. ret = smsc95xx_mdio_read_nopm(dev->net, mii->phy_id, MII_BMSR);
  1115. if (ret < 0)
  1116. return ret;
  1117. return !!(ret & BMSR_LSTATUS);
  1118. }
  1119. static int smsc95xx_enter_suspend0(struct usbnet *dev)
  1120. {
  1121. struct smsc95xx_priv *pdata = (struct smsc95xx_priv *)(dev->data[0]);
  1122. u32 val;
  1123. int ret;
  1124. ret = smsc95xx_read_reg_nopm(dev, PM_CTRL, &val);
  1125. if (ret < 0)
  1126. return ret;
  1127. val &= (~(PM_CTL_SUS_MODE_ | PM_CTL_WUPS_ | PM_CTL_PHY_RST_));
  1128. val |= PM_CTL_SUS_MODE_0;
  1129. ret = smsc95xx_write_reg_nopm(dev, PM_CTRL, val);
  1130. if (ret < 0)
  1131. return ret;
  1132. /* clear wol status */
  1133. val &= ~PM_CTL_WUPS_;
  1134. val |= PM_CTL_WUPS_WOL_;
  1135. /* enable energy detection */
  1136. if (pdata->wolopts & WAKE_PHY)
  1137. val |= PM_CTL_WUPS_ED_;
  1138. ret = smsc95xx_write_reg_nopm(dev, PM_CTRL, val);
  1139. if (ret < 0)
  1140. return ret;
  1141. /* read back PM_CTRL */
  1142. ret = smsc95xx_read_reg_nopm(dev, PM_CTRL, &val);
  1143. if (ret < 0)
  1144. return ret;
  1145. pdata->suspend_flags |= SUSPEND_SUSPEND0;
  1146. return 0;
  1147. }
  1148. static int smsc95xx_enter_suspend1(struct usbnet *dev)
  1149. {
  1150. struct smsc95xx_priv *pdata = (struct smsc95xx_priv *)(dev->data[0]);
  1151. struct mii_if_info *mii = &dev->mii;
  1152. u32 val;
  1153. int ret;
  1154. /* reconfigure link pulse detection timing for
  1155. * compatibility with non-standard link partners
  1156. */
  1157. if (pdata->features & FEATURE_PHY_NLP_CROSSOVER)
  1158. smsc95xx_mdio_write_nopm(dev->net, mii->phy_id, PHY_EDPD_CONFIG,
  1159. PHY_EDPD_CONFIG_DEFAULT);
  1160. /* enable energy detect power-down mode */
  1161. ret = smsc95xx_mdio_read_nopm(dev->net, mii->phy_id, PHY_MODE_CTRL_STS);
  1162. if (ret < 0)
  1163. return ret;
  1164. ret |= MODE_CTRL_STS_EDPWRDOWN_;
  1165. smsc95xx_mdio_write_nopm(dev->net, mii->phy_id, PHY_MODE_CTRL_STS, ret);
  1166. /* enter SUSPEND1 mode */
  1167. ret = smsc95xx_read_reg_nopm(dev, PM_CTRL, &val);
  1168. if (ret < 0)
  1169. return ret;
  1170. val &= ~(PM_CTL_SUS_MODE_ | PM_CTL_WUPS_ | PM_CTL_PHY_RST_);
  1171. val |= PM_CTL_SUS_MODE_1;
  1172. ret = smsc95xx_write_reg_nopm(dev, PM_CTRL, val);
  1173. if (ret < 0)
  1174. return ret;
  1175. /* clear wol status, enable energy detection */
  1176. val &= ~PM_CTL_WUPS_;
  1177. val |= (PM_CTL_WUPS_ED_ | PM_CTL_ED_EN_);
  1178. ret = smsc95xx_write_reg_nopm(dev, PM_CTRL, val);
  1179. if (ret < 0)
  1180. return ret;
  1181. pdata->suspend_flags |= SUSPEND_SUSPEND1;
  1182. return 0;
  1183. }
  1184. static int smsc95xx_enter_suspend2(struct usbnet *dev)
  1185. {
  1186. struct smsc95xx_priv *pdata = (struct smsc95xx_priv *)(dev->data[0]);
  1187. u32 val;
  1188. int ret;
  1189. ret = smsc95xx_read_reg_nopm(dev, PM_CTRL, &val);
  1190. if (ret < 0)
  1191. return ret;
  1192. val &= ~(PM_CTL_SUS_MODE_ | PM_CTL_WUPS_ | PM_CTL_PHY_RST_);
  1193. val |= PM_CTL_SUS_MODE_2;
  1194. ret = smsc95xx_write_reg_nopm(dev, PM_CTRL, val);
  1195. if (ret < 0)
  1196. return ret;
  1197. pdata->suspend_flags |= SUSPEND_SUSPEND2;
  1198. return 0;
  1199. }
  1200. static int smsc95xx_enter_suspend3(struct usbnet *dev)
  1201. {
  1202. struct smsc95xx_priv *pdata = (struct smsc95xx_priv *)(dev->data[0]);
  1203. u32 val;
  1204. int ret;
  1205. ret = smsc95xx_read_reg_nopm(dev, RX_FIFO_INF, &val);
  1206. if (ret < 0)
  1207. return ret;
  1208. if (val & 0xFFFF) {
  1209. netdev_info(dev->net, "rx fifo not empty in autosuspend\n");
  1210. return -EBUSY;
  1211. }
  1212. ret = smsc95xx_read_reg_nopm(dev, PM_CTRL, &val);
  1213. if (ret < 0)
  1214. return ret;
  1215. val &= ~(PM_CTL_SUS_MODE_ | PM_CTL_WUPS_ | PM_CTL_PHY_RST_);
  1216. val |= PM_CTL_SUS_MODE_3 | PM_CTL_RES_CLR_WKP_STS;
  1217. ret = smsc95xx_write_reg_nopm(dev, PM_CTRL, val);
  1218. if (ret < 0)
  1219. return ret;
  1220. /* clear wol status */
  1221. val &= ~PM_CTL_WUPS_;
  1222. val |= PM_CTL_WUPS_WOL_;
  1223. ret = smsc95xx_write_reg_nopm(dev, PM_CTRL, val);
  1224. if (ret < 0)
  1225. return ret;
  1226. pdata->suspend_flags |= SUSPEND_SUSPEND3;
  1227. return 0;
  1228. }
  1229. static int smsc95xx_autosuspend(struct usbnet *dev, u32 link_up)
  1230. {
  1231. struct smsc95xx_priv *pdata = (struct smsc95xx_priv *)(dev->data[0]);
  1232. int ret;
  1233. if (!netif_running(dev->net)) {
  1234. /* interface is ifconfig down so fully power down hw */
  1235. netdev_dbg(dev->net, "autosuspend entering SUSPEND2\n");
  1236. return smsc95xx_enter_suspend2(dev);
  1237. }
  1238. if (!link_up) {
  1239. /* link is down so enter EDPD mode, but only if device can
  1240. * reliably resume from it. This check should be redundant
  1241. * as current FEATURE_REMOTE_WAKEUP parts also support
  1242. * FEATURE_PHY_NLP_CROSSOVER but it's included for clarity */
  1243. if (!(pdata->features & FEATURE_PHY_NLP_CROSSOVER)) {
  1244. netdev_warn(dev->net, "EDPD not supported\n");
  1245. return -EBUSY;
  1246. }
  1247. netdev_dbg(dev->net, "autosuspend entering SUSPEND1\n");
  1248. /* enable PHY wakeup events for if cable is attached */
  1249. ret = smsc95xx_enable_phy_wakeup_interrupts(dev,
  1250. PHY_INT_MASK_ANEG_COMP_);
  1251. if (ret < 0) {
  1252. netdev_warn(dev->net, "error enabling PHY wakeup ints\n");
  1253. return ret;
  1254. }
  1255. netdev_info(dev->net, "entering SUSPEND1 mode\n");
  1256. return smsc95xx_enter_suspend1(dev);
  1257. }
  1258. /* enable PHY wakeup events so we remote wakeup if cable is pulled */
  1259. ret = smsc95xx_enable_phy_wakeup_interrupts(dev,
  1260. PHY_INT_MASK_LINK_DOWN_);
  1261. if (ret < 0) {
  1262. netdev_warn(dev->net, "error enabling PHY wakeup ints\n");
  1263. return ret;
  1264. }
  1265. netdev_dbg(dev->net, "autosuspend entering SUSPEND3\n");
  1266. return smsc95xx_enter_suspend3(dev);
  1267. }
  1268. static int smsc95xx_suspend(struct usb_interface *intf, pm_message_t message)
  1269. {
  1270. struct usbnet *dev = usb_get_intfdata(intf);
  1271. struct smsc95xx_priv *pdata = (struct smsc95xx_priv *)(dev->data[0]);
  1272. u32 val, link_up;
  1273. int ret;
  1274. ret = usbnet_suspend(intf, message);
  1275. if (ret < 0) {
  1276. netdev_warn(dev->net, "usbnet_suspend error\n");
  1277. return ret;
  1278. }
  1279. if (pdata->suspend_flags) {
  1280. netdev_warn(dev->net, "error during last resume\n");
  1281. pdata->suspend_flags = 0;
  1282. }
  1283. /* determine if link is up using only _nopm functions */
  1284. link_up = smsc95xx_link_ok_nopm(dev);
  1285. if (message.event == PM_EVENT_AUTO_SUSPEND &&
  1286. (pdata->features & FEATURE_REMOTE_WAKEUP)) {
  1287. ret = smsc95xx_autosuspend(dev, link_up);
  1288. goto done;
  1289. }
  1290. /* if we get this far we're not autosuspending */
  1291. /* if no wol options set, or if link is down and we're not waking on
  1292. * PHY activity, enter lowest power SUSPEND2 mode
  1293. */
  1294. if (!(pdata->wolopts & SUPPORTED_WAKE) ||
  1295. !(link_up || (pdata->wolopts & WAKE_PHY))) {
  1296. netdev_info(dev->net, "entering SUSPEND2 mode\n");
  1297. /* disable energy detect (link up) & wake up events */
  1298. ret = smsc95xx_read_reg_nopm(dev, WUCSR, &val);
  1299. if (ret < 0)
  1300. goto done;
  1301. val &= ~(WUCSR_MPEN_ | WUCSR_WAKE_EN_);
  1302. ret = smsc95xx_write_reg_nopm(dev, WUCSR, val);
  1303. if (ret < 0)
  1304. goto done;
  1305. ret = smsc95xx_read_reg_nopm(dev, PM_CTRL, &val);
  1306. if (ret < 0)
  1307. goto done;
  1308. val &= ~(PM_CTL_ED_EN_ | PM_CTL_WOL_EN_);
  1309. ret = smsc95xx_write_reg_nopm(dev, PM_CTRL, val);
  1310. if (ret < 0)
  1311. goto done;
  1312. ret = smsc95xx_enter_suspend2(dev);
  1313. goto done;
  1314. }
  1315. if (pdata->wolopts & WAKE_PHY) {
  1316. ret = smsc95xx_enable_phy_wakeup_interrupts(dev,
  1317. (PHY_INT_MASK_ANEG_COMP_ | PHY_INT_MASK_LINK_DOWN_));
  1318. if (ret < 0) {
  1319. netdev_warn(dev->net, "error enabling PHY wakeup ints\n");
  1320. goto done;
  1321. }
  1322. /* if link is down then configure EDPD and enter SUSPEND1,
  1323. * otherwise enter SUSPEND0 below
  1324. */
  1325. if (!link_up) {
  1326. netdev_info(dev->net, "entering SUSPEND1 mode\n");
  1327. ret = smsc95xx_enter_suspend1(dev);
  1328. goto done;
  1329. }
  1330. }
  1331. if (pdata->wolopts & (WAKE_BCAST | WAKE_MCAST | WAKE_ARP | WAKE_UCAST)) {
  1332. u32 *filter_mask = kzalloc(sizeof(u32) * 32, GFP_KERNEL);
  1333. u32 command[2];
  1334. u32 offset[2];
  1335. u32 crc[4];
  1336. int wuff_filter_count =
  1337. (pdata->features & FEATURE_8_WAKEUP_FILTERS) ?
  1338. LAN9500A_WUFF_NUM : LAN9500_WUFF_NUM;
  1339. int i, filter = 0;
  1340. if (!filter_mask) {
  1341. netdev_warn(dev->net, "Unable to allocate filter_mask\n");
  1342. ret = -ENOMEM;
  1343. goto done;
  1344. }
  1345. memset(command, 0, sizeof(command));
  1346. memset(offset, 0, sizeof(offset));
  1347. memset(crc, 0, sizeof(crc));
  1348. if (pdata->wolopts & WAKE_BCAST) {
  1349. const u8 bcast[] = {0xFF, 0xFF, 0xFF, 0xFF, 0xFF, 0xFF};
  1350. netdev_info(dev->net, "enabling broadcast detection\n");
  1351. filter_mask[filter * 4] = 0x003F;
  1352. filter_mask[filter * 4 + 1] = 0x00;
  1353. filter_mask[filter * 4 + 2] = 0x00;
  1354. filter_mask[filter * 4 + 3] = 0x00;
  1355. command[filter/4] |= 0x05UL << ((filter % 4) * 8);
  1356. offset[filter/4] |= 0x00 << ((filter % 4) * 8);
  1357. crc[filter/2] |= smsc_crc(bcast, 6, filter);
  1358. filter++;
  1359. }
  1360. if (pdata->wolopts & WAKE_MCAST) {
  1361. const u8 mcast[] = {0x01, 0x00, 0x5E};
  1362. netdev_info(dev->net, "enabling multicast detection\n");
  1363. filter_mask[filter * 4] = 0x0007;
  1364. filter_mask[filter * 4 + 1] = 0x00;
  1365. filter_mask[filter * 4 + 2] = 0x00;
  1366. filter_mask[filter * 4 + 3] = 0x00;
  1367. command[filter/4] |= 0x09UL << ((filter % 4) * 8);
  1368. offset[filter/4] |= 0x00 << ((filter % 4) * 8);
  1369. crc[filter/2] |= smsc_crc(mcast, 3, filter);
  1370. filter++;
  1371. }
  1372. if (pdata->wolopts & WAKE_ARP) {
  1373. const u8 arp[] = {0x08, 0x06};
  1374. netdev_info(dev->net, "enabling ARP detection\n");
  1375. filter_mask[filter * 4] = 0x0003;
  1376. filter_mask[filter * 4 + 1] = 0x00;
  1377. filter_mask[filter * 4 + 2] = 0x00;
  1378. filter_mask[filter * 4 + 3] = 0x00;
  1379. command[filter/4] |= 0x05UL << ((filter % 4) * 8);
  1380. offset[filter/4] |= 0x0C << ((filter % 4) * 8);
  1381. crc[filter/2] |= smsc_crc(arp, 2, filter);
  1382. filter++;
  1383. }
  1384. if (pdata->wolopts & WAKE_UCAST) {
  1385. netdev_info(dev->net, "enabling unicast detection\n");
  1386. filter_mask[filter * 4] = 0x003F;
  1387. filter_mask[filter * 4 + 1] = 0x00;
  1388. filter_mask[filter * 4 + 2] = 0x00;
  1389. filter_mask[filter * 4 + 3] = 0x00;
  1390. command[filter/4] |= 0x01UL << ((filter % 4) * 8);
  1391. offset[filter/4] |= 0x00 << ((filter % 4) * 8);
  1392. crc[filter/2] |= smsc_crc(dev->net->dev_addr, ETH_ALEN, filter);
  1393. filter++;
  1394. }
  1395. for (i = 0; i < (wuff_filter_count * 4); i++) {
  1396. ret = smsc95xx_write_reg_nopm(dev, WUFF, filter_mask[i]);
  1397. if (ret < 0) {
  1398. kfree(filter_mask);
  1399. goto done;
  1400. }
  1401. }
  1402. kfree(filter_mask);
  1403. for (i = 0; i < (wuff_filter_count / 4); i++) {
  1404. ret = smsc95xx_write_reg_nopm(dev, WUFF, command[i]);
  1405. if (ret < 0)
  1406. goto done;
  1407. }
  1408. for (i = 0; i < (wuff_filter_count / 4); i++) {
  1409. ret = smsc95xx_write_reg_nopm(dev, WUFF, offset[i]);
  1410. if (ret < 0)
  1411. goto done;
  1412. }
  1413. for (i = 0; i < (wuff_filter_count / 2); i++) {
  1414. ret = smsc95xx_write_reg_nopm(dev, WUFF, crc[i]);
  1415. if (ret < 0)
  1416. goto done;
  1417. }
  1418. /* clear any pending pattern match packet status */
  1419. ret = smsc95xx_read_reg_nopm(dev, WUCSR, &val);
  1420. if (ret < 0)
  1421. goto done;
  1422. val |= WUCSR_WUFR_;
  1423. ret = smsc95xx_write_reg_nopm(dev, WUCSR, val);
  1424. if (ret < 0)
  1425. goto done;
  1426. }
  1427. if (pdata->wolopts & WAKE_MAGIC) {
  1428. /* clear any pending magic packet status */
  1429. ret = smsc95xx_read_reg_nopm(dev, WUCSR, &val);
  1430. if (ret < 0)
  1431. goto done;
  1432. val |= WUCSR_MPR_;
  1433. ret = smsc95xx_write_reg_nopm(dev, WUCSR, val);
  1434. if (ret < 0)
  1435. goto done;
  1436. }
  1437. /* enable/disable wakeup sources */
  1438. ret = smsc95xx_read_reg_nopm(dev, WUCSR, &val);
  1439. if (ret < 0)
  1440. goto done;
  1441. if (pdata->wolopts & (WAKE_BCAST | WAKE_MCAST | WAKE_ARP | WAKE_UCAST)) {
  1442. netdev_info(dev->net, "enabling pattern match wakeup\n");
  1443. val |= WUCSR_WAKE_EN_;
  1444. } else {
  1445. netdev_info(dev->net, "disabling pattern match wakeup\n");
  1446. val &= ~WUCSR_WAKE_EN_;
  1447. }
  1448. if (pdata->wolopts & WAKE_MAGIC) {
  1449. netdev_info(dev->net, "enabling magic packet wakeup\n");
  1450. val |= WUCSR_MPEN_;
  1451. } else {
  1452. netdev_info(dev->net, "disabling magic packet wakeup\n");
  1453. val &= ~WUCSR_MPEN_;
  1454. }
  1455. ret = smsc95xx_write_reg_nopm(dev, WUCSR, val);
  1456. if (ret < 0)
  1457. goto done;
  1458. /* enable wol wakeup source */
  1459. ret = smsc95xx_read_reg_nopm(dev, PM_CTRL, &val);
  1460. if (ret < 0)
  1461. goto done;
  1462. val |= PM_CTL_WOL_EN_;
  1463. /* phy energy detect wakeup source */
  1464. if (pdata->wolopts & WAKE_PHY)
  1465. val |= PM_CTL_ED_EN_;
  1466. ret = smsc95xx_write_reg_nopm(dev, PM_CTRL, val);
  1467. if (ret < 0)
  1468. goto done;
  1469. /* enable receiver to enable frame reception */
  1470. smsc95xx_start_rx_path(dev, 1);
  1471. /* some wol options are enabled, so enter SUSPEND0 */
  1472. netdev_info(dev->net, "entering SUSPEND0 mode\n");
  1473. ret = smsc95xx_enter_suspend0(dev);
  1474. done:
  1475. /*
  1476. * TODO: resume() might need to handle the suspend failure
  1477. * in system sleep
  1478. */
  1479. if (ret && PMSG_IS_AUTO(message))
  1480. usbnet_resume(intf);
  1481. return ret;
  1482. }
  1483. static int smsc95xx_resume(struct usb_interface *intf)
  1484. {
  1485. struct usbnet *dev = usb_get_intfdata(intf);
  1486. struct smsc95xx_priv *pdata;
  1487. u8 suspend_flags;
  1488. int ret;
  1489. u32 val;
  1490. BUG_ON(!dev);
  1491. pdata = (struct smsc95xx_priv *)(dev->data[0]);
  1492. suspend_flags = pdata->suspend_flags;
  1493. netdev_dbg(dev->net, "resume suspend_flags=0x%02x\n", suspend_flags);
  1494. /* do this first to ensure it's cleared even in error case */
  1495. pdata->suspend_flags = 0;
  1496. schedule_delayed_work(&pdata->carrier_check, CARRIER_CHECK_DELAY);
  1497. if (suspend_flags & SUSPEND_ALLMODES) {
  1498. /* clear wake-up sources */
  1499. ret = smsc95xx_read_reg_nopm(dev, WUCSR, &val);
  1500. if (ret < 0)
  1501. return ret;
  1502. val &= ~(WUCSR_WAKE_EN_ | WUCSR_MPEN_);
  1503. ret = smsc95xx_write_reg_nopm(dev, WUCSR, val);
  1504. if (ret < 0)
  1505. return ret;
  1506. /* clear wake-up status */
  1507. ret = smsc95xx_read_reg_nopm(dev, PM_CTRL, &val);
  1508. if (ret < 0)
  1509. return ret;
  1510. val &= ~PM_CTL_WOL_EN_;
  1511. val |= PM_CTL_WUPS_;
  1512. ret = smsc95xx_write_reg_nopm(dev, PM_CTRL, val);
  1513. if (ret < 0)
  1514. return ret;
  1515. }
  1516. ret = usbnet_resume(intf);
  1517. if (ret < 0)
  1518. netdev_warn(dev->net, "usbnet_resume error\n");
  1519. return ret;
  1520. }
  1521. static int smsc95xx_reset_resume(struct usb_interface *intf)
  1522. {
  1523. struct usbnet *dev = usb_get_intfdata(intf);
  1524. int ret;
  1525. ret = smsc95xx_reset(dev);
  1526. if (ret < 0)
  1527. return ret;
  1528. return smsc95xx_resume(intf);
  1529. }
  1530. static void smsc95xx_rx_csum_offload(struct sk_buff *skb)
  1531. {
  1532. skb->csum = *(u16 *)(skb_tail_pointer(skb) - 2);
  1533. skb->ip_summed = CHECKSUM_COMPLETE;
  1534. skb_trim(skb, skb->len - 2);
  1535. }
  1536. static int smsc95xx_rx_fixup(struct usbnet *dev, struct sk_buff *skb)
  1537. {
  1538. /* This check is no longer done by usbnet */
  1539. if (skb->len < dev->net->hard_header_len)
  1540. return 0;
  1541. while (skb->len > 0) {
  1542. u32 header, align_count;
  1543. struct sk_buff *ax_skb;
  1544. unsigned char *packet;
  1545. u16 size;
  1546. memcpy(&header, skb->data, sizeof(header));
  1547. le32_to_cpus(&header);
  1548. skb_pull(skb, 4 + NET_IP_ALIGN);
  1549. packet = skb->data;
  1550. /* get the packet length */
  1551. size = (u16)((header & RX_STS_FL_) >> 16);
  1552. align_count = (4 - ((size + NET_IP_ALIGN) % 4)) % 4;
  1553. if (unlikely(header & RX_STS_ES_)) {
  1554. netif_dbg(dev, rx_err, dev->net,
  1555. "Error header=0x%08x\n", header);
  1556. dev->net->stats.rx_errors++;
  1557. dev->net->stats.rx_dropped++;
  1558. if (header & RX_STS_CRC_) {
  1559. dev->net->stats.rx_crc_errors++;
  1560. } else {
  1561. if (header & (RX_STS_TL_ | RX_STS_RF_))
  1562. dev->net->stats.rx_frame_errors++;
  1563. if ((header & RX_STS_LE_) &&
  1564. (!(header & RX_STS_FT_)))
  1565. dev->net->stats.rx_length_errors++;
  1566. }
  1567. } else {
  1568. /* ETH_FRAME_LEN + 4(CRC) + 2(COE) + 4(Vlan) */
  1569. if (unlikely(size > (ETH_FRAME_LEN + 12))) {
  1570. netif_dbg(dev, rx_err, dev->net,
  1571. "size err header=0x%08x\n", header);
  1572. return 0;
  1573. }
  1574. /* last frame in this batch */
  1575. if (skb->len == size) {
  1576. if (dev->net->features & NETIF_F_RXCSUM)
  1577. smsc95xx_rx_csum_offload(skb);
  1578. skb_trim(skb, skb->len - 4); /* remove fcs */
  1579. skb->truesize = size + sizeof(struct sk_buff);
  1580. return 1;
  1581. }
  1582. ax_skb = skb_clone(skb, GFP_ATOMIC);
  1583. if (unlikely(!ax_skb)) {
  1584. netdev_warn(dev->net, "Error allocating skb\n");
  1585. return 0;
  1586. }
  1587. ax_skb->len = size;
  1588. ax_skb->data = packet;
  1589. skb_set_tail_pointer(ax_skb, size);
  1590. if (dev->net->features & NETIF_F_RXCSUM)
  1591. smsc95xx_rx_csum_offload(ax_skb);
  1592. skb_trim(ax_skb, ax_skb->len - 4); /* remove fcs */
  1593. ax_skb->truesize = size + sizeof(struct sk_buff);
  1594. usbnet_skb_return(dev, ax_skb);
  1595. }
  1596. skb_pull(skb, size);
  1597. /* padding bytes before the next frame starts */
  1598. if (skb->len)
  1599. skb_pull(skb, align_count);
  1600. }
  1601. return 1;
  1602. }
  1603. static u32 smsc95xx_calc_csum_preamble(struct sk_buff *skb)
  1604. {
  1605. u16 low_16 = (u16)skb_checksum_start_offset(skb);
  1606. u16 high_16 = low_16 + skb->csum_offset;
  1607. return (high_16 << 16) | low_16;
  1608. }
  1609. static struct sk_buff *smsc95xx_tx_fixup(struct usbnet *dev,
  1610. struct sk_buff *skb, gfp_t flags)
  1611. {
  1612. bool csum = skb->ip_summed == CHECKSUM_PARTIAL;
  1613. int overhead = csum ? SMSC95XX_TX_OVERHEAD_CSUM : SMSC95XX_TX_OVERHEAD;
  1614. u32 tx_cmd_a, tx_cmd_b;
  1615. /* We do not advertise SG, so skbs should be already linearized */
  1616. BUG_ON(skb_shinfo(skb)->nr_frags);
  1617. if (skb_headroom(skb) < overhead) {
  1618. struct sk_buff *skb2 = skb_copy_expand(skb,
  1619. overhead, 0, flags);
  1620. dev_kfree_skb_any(skb);
  1621. skb = skb2;
  1622. if (!skb)
  1623. return NULL;
  1624. }
  1625. if (csum) {
  1626. if (skb->len <= 45) {
  1627. /* workaround - hardware tx checksum does not work
  1628. * properly with extremely small packets */
  1629. long csstart = skb_checksum_start_offset(skb);
  1630. __wsum calc = csum_partial(skb->data + csstart,
  1631. skb->len - csstart, 0);
  1632. *((__sum16 *)(skb->data + csstart
  1633. + skb->csum_offset)) = csum_fold(calc);
  1634. csum = false;
  1635. } else {
  1636. u32 csum_preamble = smsc95xx_calc_csum_preamble(skb);
  1637. skb_push(skb, 4);
  1638. cpu_to_le32s(&csum_preamble);
  1639. memcpy(skb->data, &csum_preamble, 4);
  1640. }
  1641. }
  1642. skb_push(skb, 4);
  1643. tx_cmd_b = (u32)(skb->len - 4);
  1644. if (csum)
  1645. tx_cmd_b |= TX_CMD_B_CSUM_ENABLE;
  1646. cpu_to_le32s(&tx_cmd_b);
  1647. memcpy(skb->data, &tx_cmd_b, 4);
  1648. skb_push(skb, 4);
  1649. tx_cmd_a = (u32)(skb->len - 8) | TX_CMD_A_FIRST_SEG_ |
  1650. TX_CMD_A_LAST_SEG_;
  1651. cpu_to_le32s(&tx_cmd_a);
  1652. memcpy(skb->data, &tx_cmd_a, 4);
  1653. return skb;
  1654. }
  1655. static int smsc95xx_manage_power(struct usbnet *dev, int on)
  1656. {
  1657. struct smsc95xx_priv *pdata = (struct smsc95xx_priv *)(dev->data[0]);
  1658. dev->intf->needs_remote_wakeup = on;
  1659. if (pdata->features & FEATURE_REMOTE_WAKEUP)
  1660. return 0;
  1661. /* this chip revision isn't capable of remote wakeup */
  1662. netdev_info(dev->net, "hardware isn't capable of remote wakeup\n");
  1663. if (on)
  1664. usb_autopm_get_interface_no_resume(dev->intf);
  1665. else
  1666. usb_autopm_put_interface(dev->intf);
  1667. return 0;
  1668. }
  1669. static const struct driver_info smsc95xx_info = {
  1670. .description = "smsc95xx USB 2.0 Ethernet",
  1671. .bind = smsc95xx_bind,
  1672. .unbind = smsc95xx_unbind,
  1673. .link_reset = smsc95xx_link_reset,
  1674. .reset = smsc95xx_reset,
  1675. .rx_fixup = smsc95xx_rx_fixup,
  1676. .tx_fixup = smsc95xx_tx_fixup,
  1677. .status = smsc95xx_status,
  1678. .manage_power = smsc95xx_manage_power,
  1679. .flags = FLAG_ETHER | FLAG_SEND_ZLP | FLAG_LINK_INTR,
  1680. };
  1681. static const struct usb_device_id products[] = {
  1682. {
  1683. /* SMSC9500 USB Ethernet Device */
  1684. USB_DEVICE(0x0424, 0x9500),
  1685. .driver_info = (unsigned long) &smsc95xx_info,
  1686. },
  1687. {
  1688. /* SMSC9505 USB Ethernet Device */
  1689. USB_DEVICE(0x0424, 0x9505),
  1690. .driver_info = (unsigned long) &smsc95xx_info,
  1691. },
  1692. {
  1693. /* SMSC9500A USB Ethernet Device */
  1694. USB_DEVICE(0x0424, 0x9E00),
  1695. .driver_info = (unsigned long) &smsc95xx_info,
  1696. },
  1697. {
  1698. /* SMSC9505A USB Ethernet Device */
  1699. USB_DEVICE(0x0424, 0x9E01),
  1700. .driver_info = (unsigned long) &smsc95xx_info,
  1701. },
  1702. {
  1703. /* SMSC9512/9514 USB Hub & Ethernet Device */
  1704. USB_DEVICE(0x0424, 0xec00),
  1705. .driver_info = (unsigned long) &smsc95xx_info,
  1706. },
  1707. {
  1708. /* SMSC9500 USB Ethernet Device (SAL10) */
  1709. USB_DEVICE(0x0424, 0x9900),
  1710. .driver_info = (unsigned long) &smsc95xx_info,
  1711. },
  1712. {
  1713. /* SMSC9505 USB Ethernet Device (SAL10) */
  1714. USB_DEVICE(0x0424, 0x9901),
  1715. .driver_info = (unsigned long) &smsc95xx_info,
  1716. },
  1717. {
  1718. /* SMSC9500A USB Ethernet Device (SAL10) */
  1719. USB_DEVICE(0x0424, 0x9902),
  1720. .driver_info = (unsigned long) &smsc95xx_info,
  1721. },
  1722. {
  1723. /* SMSC9505A USB Ethernet Device (SAL10) */
  1724. USB_DEVICE(0x0424, 0x9903),
  1725. .driver_info = (unsigned long) &smsc95xx_info,
  1726. },
  1727. {
  1728. /* SMSC9512/9514 USB Hub & Ethernet Device (SAL10) */
  1729. USB_DEVICE(0x0424, 0x9904),
  1730. .driver_info = (unsigned long) &smsc95xx_info,
  1731. },
  1732. {
  1733. /* SMSC9500A USB Ethernet Device (HAL) */
  1734. USB_DEVICE(0x0424, 0x9905),
  1735. .driver_info = (unsigned long) &smsc95xx_info,
  1736. },
  1737. {
  1738. /* SMSC9505A USB Ethernet Device (HAL) */
  1739. USB_DEVICE(0x0424, 0x9906),
  1740. .driver_info = (unsigned long) &smsc95xx_info,
  1741. },
  1742. {
  1743. /* SMSC9500 USB Ethernet Device (Alternate ID) */
  1744. USB_DEVICE(0x0424, 0x9907),
  1745. .driver_info = (unsigned long) &smsc95xx_info,
  1746. },
  1747. {
  1748. /* SMSC9500A USB Ethernet Device (Alternate ID) */
  1749. USB_DEVICE(0x0424, 0x9908),
  1750. .driver_info = (unsigned long) &smsc95xx_info,
  1751. },
  1752. {
  1753. /* SMSC9512/9514 USB Hub & Ethernet Device (Alternate ID) */
  1754. USB_DEVICE(0x0424, 0x9909),
  1755. .driver_info = (unsigned long) &smsc95xx_info,
  1756. },
  1757. {
  1758. /* SMSC LAN9530 USB Ethernet Device */
  1759. USB_DEVICE(0x0424, 0x9530),
  1760. .driver_info = (unsigned long) &smsc95xx_info,
  1761. },
  1762. {
  1763. /* SMSC LAN9730 USB Ethernet Device */
  1764. USB_DEVICE(0x0424, 0x9730),
  1765. .driver_info = (unsigned long) &smsc95xx_info,
  1766. },
  1767. {
  1768. /* SMSC LAN89530 USB Ethernet Device */
  1769. USB_DEVICE(0x0424, 0x9E08),
  1770. .driver_info = (unsigned long) &smsc95xx_info,
  1771. },
  1772. { }, /* END */
  1773. };
  1774. MODULE_DEVICE_TABLE(usb, products);
  1775. static struct usb_driver smsc95xx_driver = {
  1776. .name = "smsc95xx",
  1777. .id_table = products,
  1778. .probe = usbnet_probe,
  1779. .suspend = smsc95xx_suspend,
  1780. .resume = smsc95xx_resume,
  1781. .reset_resume = smsc95xx_reset_resume,
  1782. .disconnect = usbnet_disconnect,
  1783. .disable_hub_initiated_lpm = 1,
  1784. .supports_autosuspend = 1,
  1785. };
  1786. module_usb_driver(smsc95xx_driver);
  1787. MODULE_AUTHOR("Nancy Lin");
  1788. MODULE_AUTHOR("Steve Glendinning <steve.glendinning@shawell.net>");
  1789. MODULE_DESCRIPTION("SMSC95XX USB 2.0 Ethernet Devices");
  1790. MODULE_LICENSE("GPL");