mdio-hisi-femac.c 4.1 KB

123456789101112131415161718192021222324252627282930313233343536373839404142434445464748495051525354555657585960616263646566676869707172737475767778798081828384858687888990919293949596979899100101102103104105106107108109110111112113114115116117118119120121122123124125126127128129130131132133134135136137138139140141142143144145146147148149150151152153154155156157158159160161162163164165166
  1. /*
  2. * Hisilicon Fast Ethernet MDIO Bus Driver
  3. *
  4. * Copyright (c) 2016 HiSilicon Technologies Co., Ltd.
  5. *
  6. * This program is free software; you can redistribute it and/or modify
  7. * it under the terms of the GNU General Public License as published by
  8. * the Free Software Foundation; either version 2 of the License, or
  9. * (at your option) any later version.
  10. *
  11. * This program is distributed in the hope that it will be useful,
  12. * but WITHOUT ANY WARRANTY; without even the implied warranty of
  13. * MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE. See the
  14. * GNU General Public License for more details.
  15. *
  16. * You should have received a copy of the GNU General Public License
  17. * along with this program. If not, see <http://www.gnu.org/licenses/>.
  18. */
  19. #include <linux/clk.h>
  20. #include <linux/iopoll.h>
  21. #include <linux/kernel.h>
  22. #include <linux/module.h>
  23. #include <linux/of_address.h>
  24. #include <linux/of_mdio.h>
  25. #include <linux/platform_device.h>
  26. #define MDIO_RWCTRL 0x00
  27. #define MDIO_RO_DATA 0x04
  28. #define MDIO_WRITE BIT(13)
  29. #define MDIO_RW_FINISH BIT(15)
  30. #define BIT_PHY_ADDR_OFFSET 8
  31. #define BIT_WR_DATA_OFFSET 16
  32. struct hisi_femac_mdio_data {
  33. struct clk *clk;
  34. void __iomem *membase;
  35. };
  36. static int hisi_femac_mdio_wait_ready(struct hisi_femac_mdio_data *data)
  37. {
  38. u32 val;
  39. return readl_poll_timeout(data->membase + MDIO_RWCTRL,
  40. val, val & MDIO_RW_FINISH, 20, 10000);
  41. }
  42. static int hisi_femac_mdio_read(struct mii_bus *bus, int mii_id, int regnum)
  43. {
  44. struct hisi_femac_mdio_data *data = bus->priv;
  45. int ret;
  46. ret = hisi_femac_mdio_wait_ready(data);
  47. if (ret)
  48. return ret;
  49. writel((mii_id << BIT_PHY_ADDR_OFFSET) | regnum,
  50. data->membase + MDIO_RWCTRL);
  51. ret = hisi_femac_mdio_wait_ready(data);
  52. if (ret)
  53. return ret;
  54. return readl(data->membase + MDIO_RO_DATA) & 0xFFFF;
  55. }
  56. static int hisi_femac_mdio_write(struct mii_bus *bus, int mii_id, int regnum,
  57. u16 value)
  58. {
  59. struct hisi_femac_mdio_data *data = bus->priv;
  60. int ret;
  61. ret = hisi_femac_mdio_wait_ready(data);
  62. if (ret)
  63. return ret;
  64. writel(MDIO_WRITE | (value << BIT_WR_DATA_OFFSET) |
  65. (mii_id << BIT_PHY_ADDR_OFFSET) | regnum,
  66. data->membase + MDIO_RWCTRL);
  67. return hisi_femac_mdio_wait_ready(data);
  68. }
  69. static int hisi_femac_mdio_probe(struct platform_device *pdev)
  70. {
  71. struct device_node *np = pdev->dev.of_node;
  72. struct mii_bus *bus;
  73. struct hisi_femac_mdio_data *data;
  74. struct resource *res;
  75. int ret;
  76. bus = mdiobus_alloc_size(sizeof(*data));
  77. if (!bus)
  78. return -ENOMEM;
  79. bus->name = "hisi_femac_mii_bus";
  80. bus->read = &hisi_femac_mdio_read;
  81. bus->write = &hisi_femac_mdio_write;
  82. snprintf(bus->id, MII_BUS_ID_SIZE, "%s", pdev->name);
  83. bus->parent = &pdev->dev;
  84. data = bus->priv;
  85. res = platform_get_resource(pdev, IORESOURCE_MEM, 0);
  86. data->membase = devm_ioremap_resource(&pdev->dev, res);
  87. if (IS_ERR(data->membase)) {
  88. ret = PTR_ERR(data->membase);
  89. goto err_out_free_mdiobus;
  90. }
  91. data->clk = devm_clk_get(&pdev->dev, NULL);
  92. if (IS_ERR(data->clk)) {
  93. ret = PTR_ERR(data->clk);
  94. goto err_out_free_mdiobus;
  95. }
  96. ret = clk_prepare_enable(data->clk);
  97. if (ret)
  98. goto err_out_free_mdiobus;
  99. ret = of_mdiobus_register(bus, np);
  100. if (ret)
  101. goto err_out_disable_clk;
  102. platform_set_drvdata(pdev, bus);
  103. return 0;
  104. err_out_disable_clk:
  105. clk_disable_unprepare(data->clk);
  106. err_out_free_mdiobus:
  107. mdiobus_free(bus);
  108. return ret;
  109. }
  110. static int hisi_femac_mdio_remove(struct platform_device *pdev)
  111. {
  112. struct mii_bus *bus = platform_get_drvdata(pdev);
  113. struct hisi_femac_mdio_data *data = bus->priv;
  114. mdiobus_unregister(bus);
  115. clk_disable_unprepare(data->clk);
  116. mdiobus_free(bus);
  117. return 0;
  118. }
  119. static const struct of_device_id hisi_femac_mdio_dt_ids[] = {
  120. { .compatible = "hisilicon,hisi-femac-mdio" },
  121. { }
  122. };
  123. MODULE_DEVICE_TABLE(of, hisi_femac_mdio_dt_ids);
  124. static struct platform_driver hisi_femac_mdio_driver = {
  125. .probe = hisi_femac_mdio_probe,
  126. .remove = hisi_femac_mdio_remove,
  127. .driver = {
  128. .name = "hisi-femac-mdio",
  129. .of_match_table = hisi_femac_mdio_dt_ids,
  130. },
  131. };
  132. module_platform_driver(hisi_femac_mdio_driver);
  133. MODULE_DESCRIPTION("Hisilicon Fast Ethernet MAC MDIO interface driver");
  134. MODULE_AUTHOR("Dongpo Li <lidongpo@hisilicon.com>");
  135. MODULE_LICENSE("GPL v2");