kxcjk-1013.c 33 KB

1234567891011121314151617181920212223242526272829303132333435363738394041424344454647484950515253545556575859606162636465666768697071727374757677787980818283848586878889909192939495969798991001011021031041051061071081091101111121131141151161171181191201211221231241251261271281291301311321331341351361371381391401411421431441451461471481491501511521531541551561571581591601611621631641651661671681691701711721731741751761771781791801811821831841851861871881891901911921931941951961971981992002012022032042052062072082092102112122132142152162172182192202212222232242252262272282292302312322332342352362372382392402412422432442452462472482492502512522532542552562572582592602612622632642652662672682692702712722732742752762772782792802812822832842852862872882892902912922932942952962972982993003013023033043053063073083093103113123133143153163173183193203213223233243253263273283293303313323333343353363373383393403413423433443453463473483493503513523533543553563573583593603613623633643653663673683693703713723733743753763773783793803813823833843853863873883893903913923933943953963973983994004014024034044054064074084094104114124134144154164174184194204214224234244254264274284294304314324334344354364374384394404414424434444454464474484494504514524534544554564574584594604614624634644654664674684694704714724734744754764774784794804814824834844854864874884894904914924934944954964974984995005015025035045055065075085095105115125135145155165175185195205215225235245255265275285295305315325335345355365375385395405415425435445455465475485495505515525535545555565575585595605615625635645655665675685695705715725735745755765775785795805815825835845855865875885895905915925935945955965975985996006016026036046056066076086096106116126136146156166176186196206216226236246256266276286296306316326336346356366376386396406416426436446456466476486496506516526536546556566576586596606616626636646656666676686696706716726736746756766776786796806816826836846856866876886896906916926936946956966976986997007017027037047057067077087097107117127137147157167177187197207217227237247257267277287297307317327337347357367377387397407417427437447457467477487497507517527537547557567577587597607617627637647657667677687697707717727737747757767777787797807817827837847857867877887897907917927937947957967977987998008018028038048058068078088098108118128138148158168178188198208218228238248258268278288298308318328338348358368378388398408418428438448458468478488498508518528538548558568578588598608618628638648658668678688698708718728738748758768778788798808818828838848858868878888898908918928938948958968978988999009019029039049059069079089099109119129139149159169179189199209219229239249259269279289299309319329339349359369379389399409419429439449459469479489499509519529539549559569579589599609619629639649659669679689699709719729739749759769779789799809819829839849859869879889899909919929939949959969979989991000100110021003100410051006100710081009101010111012101310141015101610171018101910201021102210231024102510261027102810291030103110321033103410351036103710381039104010411042104310441045104610471048104910501051105210531054105510561057105810591060106110621063106410651066106710681069107010711072107310741075107610771078107910801081108210831084108510861087108810891090109110921093109410951096109710981099110011011102110311041105110611071108110911101111111211131114111511161117111811191120112111221123112411251126112711281129113011311132113311341135113611371138113911401141114211431144114511461147114811491150115111521153115411551156115711581159116011611162116311641165116611671168116911701171117211731174117511761177117811791180118111821183118411851186118711881189119011911192119311941195119611971198119912001201120212031204120512061207120812091210121112121213121412151216121712181219122012211222122312241225122612271228122912301231123212331234123512361237123812391240124112421243124412451246124712481249125012511252125312541255125612571258125912601261126212631264126512661267126812691270127112721273127412751276127712781279128012811282128312841285128612871288128912901291129212931294129512961297129812991300130113021303130413051306130713081309131013111312131313141315131613171318131913201321132213231324132513261327132813291330133113321333133413351336133713381339134013411342134313441345134613471348134913501351135213531354135513561357135813591360136113621363136413651366136713681369137013711372137313741375137613771378137913801381138213831384138513861387138813891390139113921393139413951396139713981399140014011402140314041405140614071408140914101411141214131414141514161417141814191420142114221423142414251426
  1. /*
  2. * KXCJK-1013 3-axis accelerometer driver
  3. * Copyright (c) 2014, Intel Corporation.
  4. *
  5. * This program is free software; you can redistribute it and/or modify it
  6. * under the terms and conditions of the GNU General Public License,
  7. * version 2, as published by the Free Software Foundation.
  8. *
  9. * This program is distributed in the hope it will be useful, but WITHOUT
  10. * ANY WARRANTY; without even the implied warranty of MERCHANTABILITY or
  11. * FITNESS FOR A PARTICULAR PURPOSE. See the GNU General Public License for
  12. * more details.
  13. */
  14. #include <linux/module.h>
  15. #include <linux/i2c.h>
  16. #include <linux/interrupt.h>
  17. #include <linux/delay.h>
  18. #include <linux/bitops.h>
  19. #include <linux/slab.h>
  20. #include <linux/string.h>
  21. #include <linux/acpi.h>
  22. #include <linux/pm.h>
  23. #include <linux/pm_runtime.h>
  24. #include <linux/iio/iio.h>
  25. #include <linux/iio/sysfs.h>
  26. #include <linux/iio/buffer.h>
  27. #include <linux/iio/trigger.h>
  28. #include <linux/iio/events.h>
  29. #include <linux/iio/trigger_consumer.h>
  30. #include <linux/iio/triggered_buffer.h>
  31. #include <linux/iio/accel/kxcjk_1013.h>
  32. #define KXCJK1013_DRV_NAME "kxcjk1013"
  33. #define KXCJK1013_IRQ_NAME "kxcjk1013_event"
  34. #define KXCJK1013_REG_XOUT_L 0x06
  35. /*
  36. * From low byte X axis register, all the other addresses of Y and Z can be
  37. * obtained by just applying axis offset. The following axis defines are just
  38. * provide clarity, but not used.
  39. */
  40. #define KXCJK1013_REG_XOUT_H 0x07
  41. #define KXCJK1013_REG_YOUT_L 0x08
  42. #define KXCJK1013_REG_YOUT_H 0x09
  43. #define KXCJK1013_REG_ZOUT_L 0x0A
  44. #define KXCJK1013_REG_ZOUT_H 0x0B
  45. #define KXCJK1013_REG_DCST_RESP 0x0C
  46. #define KXCJK1013_REG_WHO_AM_I 0x0F
  47. #define KXCJK1013_REG_INT_SRC1 0x16
  48. #define KXCJK1013_REG_INT_SRC2 0x17
  49. #define KXCJK1013_REG_STATUS_REG 0x18
  50. #define KXCJK1013_REG_INT_REL 0x1A
  51. #define KXCJK1013_REG_CTRL1 0x1B
  52. #define KXCJK1013_REG_CTRL2 0x1D
  53. #define KXCJK1013_REG_INT_CTRL1 0x1E
  54. #define KXCJK1013_REG_INT_CTRL2 0x1F
  55. #define KXCJK1013_REG_DATA_CTRL 0x21
  56. #define KXCJK1013_REG_WAKE_TIMER 0x29
  57. #define KXCJK1013_REG_SELF_TEST 0x3A
  58. #define KXCJK1013_REG_WAKE_THRES 0x6A
  59. #define KXCJK1013_REG_CTRL1_BIT_PC1 BIT(7)
  60. #define KXCJK1013_REG_CTRL1_BIT_RES BIT(6)
  61. #define KXCJK1013_REG_CTRL1_BIT_DRDY BIT(5)
  62. #define KXCJK1013_REG_CTRL1_BIT_GSEL1 BIT(4)
  63. #define KXCJK1013_REG_CTRL1_BIT_GSEL0 BIT(3)
  64. #define KXCJK1013_REG_CTRL1_BIT_WUFE BIT(1)
  65. #define KXCJK1013_REG_INT_REG1_BIT_IEA BIT(4)
  66. #define KXCJK1013_REG_INT_REG1_BIT_IEN BIT(5)
  67. #define KXCJK1013_DATA_MASK_12_BIT 0x0FFF
  68. #define KXCJK1013_MAX_STARTUP_TIME_US 100000
  69. #define KXCJK1013_SLEEP_DELAY_MS 2000
  70. #define KXCJK1013_REG_INT_SRC2_BIT_ZP BIT(0)
  71. #define KXCJK1013_REG_INT_SRC2_BIT_ZN BIT(1)
  72. #define KXCJK1013_REG_INT_SRC2_BIT_YP BIT(2)
  73. #define KXCJK1013_REG_INT_SRC2_BIT_YN BIT(3)
  74. #define KXCJK1013_REG_INT_SRC2_BIT_XP BIT(4)
  75. #define KXCJK1013_REG_INT_SRC2_BIT_XN BIT(5)
  76. #define KXCJK1013_DEFAULT_WAKE_THRES 1
  77. enum kx_chipset {
  78. KXCJK1013,
  79. KXCJ91008,
  80. KXTJ21009,
  81. KX_MAX_CHIPS /* this must be last */
  82. };
  83. struct kxcjk1013_data {
  84. struct i2c_client *client;
  85. struct iio_trigger *dready_trig;
  86. struct iio_trigger *motion_trig;
  87. struct mutex mutex;
  88. s16 buffer[8];
  89. u8 odr_bits;
  90. u8 range;
  91. int wake_thres;
  92. int wake_dur;
  93. bool active_high_intr;
  94. bool dready_trigger_on;
  95. int ev_enable_state;
  96. bool motion_trigger_on;
  97. int64_t timestamp;
  98. enum kx_chipset chipset;
  99. bool is_smo8500_device;
  100. };
  101. enum kxcjk1013_axis {
  102. AXIS_X,
  103. AXIS_Y,
  104. AXIS_Z,
  105. AXIS_MAX,
  106. };
  107. enum kxcjk1013_mode {
  108. STANDBY,
  109. OPERATION,
  110. };
  111. enum kxcjk1013_range {
  112. KXCJK1013_RANGE_2G,
  113. KXCJK1013_RANGE_4G,
  114. KXCJK1013_RANGE_8G,
  115. };
  116. static const struct {
  117. int val;
  118. int val2;
  119. int odr_bits;
  120. } samp_freq_table[] = { {0, 781000, 0x08}, {1, 563000, 0x09},
  121. {3, 125000, 0x0A}, {6, 250000, 0x0B}, {12, 500000, 0},
  122. {25, 0, 0x01}, {50, 0, 0x02}, {100, 0, 0x03},
  123. {200, 0, 0x04}, {400, 0, 0x05}, {800, 0, 0x06},
  124. {1600, 0, 0x07} };
  125. /* Refer to section 4 of the specification */
  126. static const struct {
  127. int odr_bits;
  128. int usec;
  129. } odr_start_up_times[KX_MAX_CHIPS][12] = {
  130. /* KXCJK-1013 */
  131. {
  132. {0x08, 100000},
  133. {0x09, 100000},
  134. {0x0A, 100000},
  135. {0x0B, 100000},
  136. {0, 80000},
  137. {0x01, 41000},
  138. {0x02, 21000},
  139. {0x03, 11000},
  140. {0x04, 6400},
  141. {0x05, 3900},
  142. {0x06, 2700},
  143. {0x07, 2100},
  144. },
  145. /* KXCJ9-1008 */
  146. {
  147. {0x08, 100000},
  148. {0x09, 100000},
  149. {0x0A, 100000},
  150. {0x0B, 100000},
  151. {0, 80000},
  152. {0x01, 41000},
  153. {0x02, 21000},
  154. {0x03, 11000},
  155. {0x04, 6400},
  156. {0x05, 3900},
  157. {0x06, 2700},
  158. {0x07, 2100},
  159. },
  160. /* KXCTJ2-1009 */
  161. {
  162. {0x08, 1240000},
  163. {0x09, 621000},
  164. {0x0A, 309000},
  165. {0x0B, 151000},
  166. {0, 80000},
  167. {0x01, 41000},
  168. {0x02, 21000},
  169. {0x03, 11000},
  170. {0x04, 6000},
  171. {0x05, 4000},
  172. {0x06, 3000},
  173. {0x07, 2000},
  174. },
  175. };
  176. static const struct {
  177. u16 scale;
  178. u8 gsel_0;
  179. u8 gsel_1;
  180. } KXCJK1013_scale_table[] = { {9582, 0, 0},
  181. {19163, 1, 0},
  182. {38326, 0, 1} };
  183. static const struct {
  184. int val;
  185. int val2;
  186. int odr_bits;
  187. } wake_odr_data_rate_table[] = { {0, 781000, 0x00},
  188. {1, 563000, 0x01},
  189. {3, 125000, 0x02},
  190. {6, 250000, 0x03},
  191. {12, 500000, 0x04},
  192. {25, 0, 0x05},
  193. {50, 0, 0x06},
  194. {100, 0, 0x06},
  195. {200, 0, 0x06},
  196. {400, 0, 0x06},
  197. {800, 0, 0x06},
  198. {1600, 0, 0x06} };
  199. static int kxcjk1013_set_mode(struct kxcjk1013_data *data,
  200. enum kxcjk1013_mode mode)
  201. {
  202. int ret;
  203. ret = i2c_smbus_read_byte_data(data->client, KXCJK1013_REG_CTRL1);
  204. if (ret < 0) {
  205. dev_err(&data->client->dev, "Error reading reg_ctrl1\n");
  206. return ret;
  207. }
  208. if (mode == STANDBY)
  209. ret &= ~KXCJK1013_REG_CTRL1_BIT_PC1;
  210. else
  211. ret |= KXCJK1013_REG_CTRL1_BIT_PC1;
  212. ret = i2c_smbus_write_byte_data(data->client,
  213. KXCJK1013_REG_CTRL1, ret);
  214. if (ret < 0) {
  215. dev_err(&data->client->dev, "Error writing reg_ctrl1\n");
  216. return ret;
  217. }
  218. return 0;
  219. }
  220. static int kxcjk1013_get_mode(struct kxcjk1013_data *data,
  221. enum kxcjk1013_mode *mode)
  222. {
  223. int ret;
  224. ret = i2c_smbus_read_byte_data(data->client, KXCJK1013_REG_CTRL1);
  225. if (ret < 0) {
  226. dev_err(&data->client->dev, "Error reading reg_ctrl1\n");
  227. return ret;
  228. }
  229. if (ret & KXCJK1013_REG_CTRL1_BIT_PC1)
  230. *mode = OPERATION;
  231. else
  232. *mode = STANDBY;
  233. return 0;
  234. }
  235. static int kxcjk1013_set_range(struct kxcjk1013_data *data, int range_index)
  236. {
  237. int ret;
  238. ret = i2c_smbus_read_byte_data(data->client, KXCJK1013_REG_CTRL1);
  239. if (ret < 0) {
  240. dev_err(&data->client->dev, "Error reading reg_ctrl1\n");
  241. return ret;
  242. }
  243. ret &= ~(KXCJK1013_REG_CTRL1_BIT_GSEL0 |
  244. KXCJK1013_REG_CTRL1_BIT_GSEL1);
  245. ret |= (KXCJK1013_scale_table[range_index].gsel_0 << 3);
  246. ret |= (KXCJK1013_scale_table[range_index].gsel_1 << 4);
  247. ret = i2c_smbus_write_byte_data(data->client,
  248. KXCJK1013_REG_CTRL1,
  249. ret);
  250. if (ret < 0) {
  251. dev_err(&data->client->dev, "Error writing reg_ctrl1\n");
  252. return ret;
  253. }
  254. data->range = range_index;
  255. return 0;
  256. }
  257. static int kxcjk1013_chip_init(struct kxcjk1013_data *data)
  258. {
  259. int ret;
  260. ret = i2c_smbus_read_byte_data(data->client, KXCJK1013_REG_WHO_AM_I);
  261. if (ret < 0) {
  262. dev_err(&data->client->dev, "Error reading who_am_i\n");
  263. return ret;
  264. }
  265. dev_dbg(&data->client->dev, "KXCJK1013 Chip Id %x\n", ret);
  266. ret = kxcjk1013_set_mode(data, STANDBY);
  267. if (ret < 0)
  268. return ret;
  269. ret = i2c_smbus_read_byte_data(data->client, KXCJK1013_REG_CTRL1);
  270. if (ret < 0) {
  271. dev_err(&data->client->dev, "Error reading reg_ctrl1\n");
  272. return ret;
  273. }
  274. /* Set 12 bit mode */
  275. ret |= KXCJK1013_REG_CTRL1_BIT_RES;
  276. ret = i2c_smbus_write_byte_data(data->client, KXCJK1013_REG_CTRL1,
  277. ret);
  278. if (ret < 0) {
  279. dev_err(&data->client->dev, "Error reading reg_ctrl\n");
  280. return ret;
  281. }
  282. /* Setting range to 4G */
  283. ret = kxcjk1013_set_range(data, KXCJK1013_RANGE_4G);
  284. if (ret < 0)
  285. return ret;
  286. ret = i2c_smbus_read_byte_data(data->client, KXCJK1013_REG_DATA_CTRL);
  287. if (ret < 0) {
  288. dev_err(&data->client->dev, "Error reading reg_data_ctrl\n");
  289. return ret;
  290. }
  291. data->odr_bits = ret;
  292. /* Set up INT polarity */
  293. ret = i2c_smbus_read_byte_data(data->client, KXCJK1013_REG_INT_CTRL1);
  294. if (ret < 0) {
  295. dev_err(&data->client->dev, "Error reading reg_int_ctrl1\n");
  296. return ret;
  297. }
  298. if (data->active_high_intr)
  299. ret |= KXCJK1013_REG_INT_REG1_BIT_IEA;
  300. else
  301. ret &= ~KXCJK1013_REG_INT_REG1_BIT_IEA;
  302. ret = i2c_smbus_write_byte_data(data->client, KXCJK1013_REG_INT_CTRL1,
  303. ret);
  304. if (ret < 0) {
  305. dev_err(&data->client->dev, "Error writing reg_int_ctrl1\n");
  306. return ret;
  307. }
  308. ret = kxcjk1013_set_mode(data, OPERATION);
  309. if (ret < 0)
  310. return ret;
  311. data->wake_thres = KXCJK1013_DEFAULT_WAKE_THRES;
  312. return 0;
  313. }
  314. #ifdef CONFIG_PM
  315. static int kxcjk1013_get_startup_times(struct kxcjk1013_data *data)
  316. {
  317. int i;
  318. int idx = data->chipset;
  319. for (i = 0; i < ARRAY_SIZE(odr_start_up_times[idx]); ++i) {
  320. if (odr_start_up_times[idx][i].odr_bits == data->odr_bits)
  321. return odr_start_up_times[idx][i].usec;
  322. }
  323. return KXCJK1013_MAX_STARTUP_TIME_US;
  324. }
  325. #endif
  326. static int kxcjk1013_set_power_state(struct kxcjk1013_data *data, bool on)
  327. {
  328. #ifdef CONFIG_PM
  329. int ret;
  330. if (on)
  331. ret = pm_runtime_get_sync(&data->client->dev);
  332. else {
  333. pm_runtime_mark_last_busy(&data->client->dev);
  334. ret = pm_runtime_put_autosuspend(&data->client->dev);
  335. }
  336. if (ret < 0) {
  337. dev_err(&data->client->dev,
  338. "Failed: kxcjk1013_set_power_state for %d\n", on);
  339. if (on)
  340. pm_runtime_put_noidle(&data->client->dev);
  341. return ret;
  342. }
  343. #endif
  344. return 0;
  345. }
  346. static int kxcjk1013_chip_update_thresholds(struct kxcjk1013_data *data)
  347. {
  348. int ret;
  349. ret = i2c_smbus_write_byte_data(data->client,
  350. KXCJK1013_REG_WAKE_TIMER,
  351. data->wake_dur);
  352. if (ret < 0) {
  353. dev_err(&data->client->dev,
  354. "Error writing reg_wake_timer\n");
  355. return ret;
  356. }
  357. ret = i2c_smbus_write_byte_data(data->client,
  358. KXCJK1013_REG_WAKE_THRES,
  359. data->wake_thres);
  360. if (ret < 0) {
  361. dev_err(&data->client->dev, "Error writing reg_wake_thres\n");
  362. return ret;
  363. }
  364. return 0;
  365. }
  366. static int kxcjk1013_setup_any_motion_interrupt(struct kxcjk1013_data *data,
  367. bool status)
  368. {
  369. int ret;
  370. enum kxcjk1013_mode store_mode;
  371. ret = kxcjk1013_get_mode(data, &store_mode);
  372. if (ret < 0)
  373. return ret;
  374. /* This is requirement by spec to change state to STANDBY */
  375. ret = kxcjk1013_set_mode(data, STANDBY);
  376. if (ret < 0)
  377. return ret;
  378. ret = kxcjk1013_chip_update_thresholds(data);
  379. if (ret < 0)
  380. return ret;
  381. ret = i2c_smbus_read_byte_data(data->client, KXCJK1013_REG_INT_CTRL1);
  382. if (ret < 0) {
  383. dev_err(&data->client->dev, "Error reading reg_int_ctrl1\n");
  384. return ret;
  385. }
  386. if (status)
  387. ret |= KXCJK1013_REG_INT_REG1_BIT_IEN;
  388. else
  389. ret &= ~KXCJK1013_REG_INT_REG1_BIT_IEN;
  390. ret = i2c_smbus_write_byte_data(data->client, KXCJK1013_REG_INT_CTRL1,
  391. ret);
  392. if (ret < 0) {
  393. dev_err(&data->client->dev, "Error writing reg_int_ctrl1\n");
  394. return ret;
  395. }
  396. ret = i2c_smbus_read_byte_data(data->client, KXCJK1013_REG_CTRL1);
  397. if (ret < 0) {
  398. dev_err(&data->client->dev, "Error reading reg_ctrl1\n");
  399. return ret;
  400. }
  401. if (status)
  402. ret |= KXCJK1013_REG_CTRL1_BIT_WUFE;
  403. else
  404. ret &= ~KXCJK1013_REG_CTRL1_BIT_WUFE;
  405. ret = i2c_smbus_write_byte_data(data->client,
  406. KXCJK1013_REG_CTRL1, ret);
  407. if (ret < 0) {
  408. dev_err(&data->client->dev, "Error writing reg_ctrl1\n");
  409. return ret;
  410. }
  411. if (store_mode == OPERATION) {
  412. ret = kxcjk1013_set_mode(data, OPERATION);
  413. if (ret < 0)
  414. return ret;
  415. }
  416. return 0;
  417. }
  418. static int kxcjk1013_setup_new_data_interrupt(struct kxcjk1013_data *data,
  419. bool status)
  420. {
  421. int ret;
  422. enum kxcjk1013_mode store_mode;
  423. ret = kxcjk1013_get_mode(data, &store_mode);
  424. if (ret < 0)
  425. return ret;
  426. /* This is requirement by spec to change state to STANDBY */
  427. ret = kxcjk1013_set_mode(data, STANDBY);
  428. if (ret < 0)
  429. return ret;
  430. ret = i2c_smbus_read_byte_data(data->client, KXCJK1013_REG_INT_CTRL1);
  431. if (ret < 0) {
  432. dev_err(&data->client->dev, "Error reading reg_int_ctrl1\n");
  433. return ret;
  434. }
  435. if (status)
  436. ret |= KXCJK1013_REG_INT_REG1_BIT_IEN;
  437. else
  438. ret &= ~KXCJK1013_REG_INT_REG1_BIT_IEN;
  439. ret = i2c_smbus_write_byte_data(data->client, KXCJK1013_REG_INT_CTRL1,
  440. ret);
  441. if (ret < 0) {
  442. dev_err(&data->client->dev, "Error writing reg_int_ctrl1\n");
  443. return ret;
  444. }
  445. ret = i2c_smbus_read_byte_data(data->client, KXCJK1013_REG_CTRL1);
  446. if (ret < 0) {
  447. dev_err(&data->client->dev, "Error reading reg_ctrl1\n");
  448. return ret;
  449. }
  450. if (status)
  451. ret |= KXCJK1013_REG_CTRL1_BIT_DRDY;
  452. else
  453. ret &= ~KXCJK1013_REG_CTRL1_BIT_DRDY;
  454. ret = i2c_smbus_write_byte_data(data->client,
  455. KXCJK1013_REG_CTRL1, ret);
  456. if (ret < 0) {
  457. dev_err(&data->client->dev, "Error writing reg_ctrl1\n");
  458. return ret;
  459. }
  460. if (store_mode == OPERATION) {
  461. ret = kxcjk1013_set_mode(data, OPERATION);
  462. if (ret < 0)
  463. return ret;
  464. }
  465. return 0;
  466. }
  467. static int kxcjk1013_convert_freq_to_bit(int val, int val2)
  468. {
  469. int i;
  470. for (i = 0; i < ARRAY_SIZE(samp_freq_table); ++i) {
  471. if (samp_freq_table[i].val == val &&
  472. samp_freq_table[i].val2 == val2) {
  473. return samp_freq_table[i].odr_bits;
  474. }
  475. }
  476. return -EINVAL;
  477. }
  478. static int kxcjk1013_convert_wake_odr_to_bit(int val, int val2)
  479. {
  480. int i;
  481. for (i = 0; i < ARRAY_SIZE(wake_odr_data_rate_table); ++i) {
  482. if (wake_odr_data_rate_table[i].val == val &&
  483. wake_odr_data_rate_table[i].val2 == val2) {
  484. return wake_odr_data_rate_table[i].odr_bits;
  485. }
  486. }
  487. return -EINVAL;
  488. }
  489. static int kxcjk1013_set_odr(struct kxcjk1013_data *data, int val, int val2)
  490. {
  491. int ret;
  492. int odr_bits;
  493. enum kxcjk1013_mode store_mode;
  494. ret = kxcjk1013_get_mode(data, &store_mode);
  495. if (ret < 0)
  496. return ret;
  497. odr_bits = kxcjk1013_convert_freq_to_bit(val, val2);
  498. if (odr_bits < 0)
  499. return odr_bits;
  500. /* To change ODR, the chip must be set to STANDBY as per spec */
  501. ret = kxcjk1013_set_mode(data, STANDBY);
  502. if (ret < 0)
  503. return ret;
  504. ret = i2c_smbus_write_byte_data(data->client, KXCJK1013_REG_DATA_CTRL,
  505. odr_bits);
  506. if (ret < 0) {
  507. dev_err(&data->client->dev, "Error writing data_ctrl\n");
  508. return ret;
  509. }
  510. data->odr_bits = odr_bits;
  511. odr_bits = kxcjk1013_convert_wake_odr_to_bit(val, val2);
  512. if (odr_bits < 0)
  513. return odr_bits;
  514. ret = i2c_smbus_write_byte_data(data->client, KXCJK1013_REG_CTRL2,
  515. odr_bits);
  516. if (ret < 0) {
  517. dev_err(&data->client->dev, "Error writing reg_ctrl2\n");
  518. return ret;
  519. }
  520. if (store_mode == OPERATION) {
  521. ret = kxcjk1013_set_mode(data, OPERATION);
  522. if (ret < 0)
  523. return ret;
  524. }
  525. return 0;
  526. }
  527. static int kxcjk1013_get_odr(struct kxcjk1013_data *data, int *val, int *val2)
  528. {
  529. int i;
  530. for (i = 0; i < ARRAY_SIZE(samp_freq_table); ++i) {
  531. if (samp_freq_table[i].odr_bits == data->odr_bits) {
  532. *val = samp_freq_table[i].val;
  533. *val2 = samp_freq_table[i].val2;
  534. return IIO_VAL_INT_PLUS_MICRO;
  535. }
  536. }
  537. return -EINVAL;
  538. }
  539. static int kxcjk1013_get_acc_reg(struct kxcjk1013_data *data, int axis)
  540. {
  541. u8 reg = KXCJK1013_REG_XOUT_L + axis * 2;
  542. int ret;
  543. ret = i2c_smbus_read_word_data(data->client, reg);
  544. if (ret < 0) {
  545. dev_err(&data->client->dev,
  546. "failed to read accel_%c registers\n", 'x' + axis);
  547. return ret;
  548. }
  549. return ret;
  550. }
  551. static int kxcjk1013_set_scale(struct kxcjk1013_data *data, int val)
  552. {
  553. int ret, i;
  554. enum kxcjk1013_mode store_mode;
  555. for (i = 0; i < ARRAY_SIZE(KXCJK1013_scale_table); ++i) {
  556. if (KXCJK1013_scale_table[i].scale == val) {
  557. ret = kxcjk1013_get_mode(data, &store_mode);
  558. if (ret < 0)
  559. return ret;
  560. ret = kxcjk1013_set_mode(data, STANDBY);
  561. if (ret < 0)
  562. return ret;
  563. ret = kxcjk1013_set_range(data, i);
  564. if (ret < 0)
  565. return ret;
  566. if (store_mode == OPERATION) {
  567. ret = kxcjk1013_set_mode(data, OPERATION);
  568. if (ret)
  569. return ret;
  570. }
  571. return 0;
  572. }
  573. }
  574. return -EINVAL;
  575. }
  576. static int kxcjk1013_read_raw(struct iio_dev *indio_dev,
  577. struct iio_chan_spec const *chan, int *val,
  578. int *val2, long mask)
  579. {
  580. struct kxcjk1013_data *data = iio_priv(indio_dev);
  581. int ret;
  582. switch (mask) {
  583. case IIO_CHAN_INFO_RAW:
  584. mutex_lock(&data->mutex);
  585. if (iio_buffer_enabled(indio_dev))
  586. ret = -EBUSY;
  587. else {
  588. ret = kxcjk1013_set_power_state(data, true);
  589. if (ret < 0) {
  590. mutex_unlock(&data->mutex);
  591. return ret;
  592. }
  593. ret = kxcjk1013_get_acc_reg(data, chan->scan_index);
  594. if (ret < 0) {
  595. kxcjk1013_set_power_state(data, false);
  596. mutex_unlock(&data->mutex);
  597. return ret;
  598. }
  599. *val = sign_extend32(ret >> 4, 11);
  600. ret = kxcjk1013_set_power_state(data, false);
  601. }
  602. mutex_unlock(&data->mutex);
  603. if (ret < 0)
  604. return ret;
  605. return IIO_VAL_INT;
  606. case IIO_CHAN_INFO_SCALE:
  607. *val = 0;
  608. *val2 = KXCJK1013_scale_table[data->range].scale;
  609. return IIO_VAL_INT_PLUS_MICRO;
  610. case IIO_CHAN_INFO_SAMP_FREQ:
  611. mutex_lock(&data->mutex);
  612. ret = kxcjk1013_get_odr(data, val, val2);
  613. mutex_unlock(&data->mutex);
  614. return ret;
  615. default:
  616. return -EINVAL;
  617. }
  618. }
  619. static int kxcjk1013_write_raw(struct iio_dev *indio_dev,
  620. struct iio_chan_spec const *chan, int val,
  621. int val2, long mask)
  622. {
  623. struct kxcjk1013_data *data = iio_priv(indio_dev);
  624. int ret;
  625. switch (mask) {
  626. case IIO_CHAN_INFO_SAMP_FREQ:
  627. mutex_lock(&data->mutex);
  628. ret = kxcjk1013_set_odr(data, val, val2);
  629. mutex_unlock(&data->mutex);
  630. break;
  631. case IIO_CHAN_INFO_SCALE:
  632. if (val)
  633. return -EINVAL;
  634. mutex_lock(&data->mutex);
  635. ret = kxcjk1013_set_scale(data, val2);
  636. mutex_unlock(&data->mutex);
  637. break;
  638. default:
  639. ret = -EINVAL;
  640. }
  641. return ret;
  642. }
  643. static int kxcjk1013_read_event(struct iio_dev *indio_dev,
  644. const struct iio_chan_spec *chan,
  645. enum iio_event_type type,
  646. enum iio_event_direction dir,
  647. enum iio_event_info info,
  648. int *val, int *val2)
  649. {
  650. struct kxcjk1013_data *data = iio_priv(indio_dev);
  651. *val2 = 0;
  652. switch (info) {
  653. case IIO_EV_INFO_VALUE:
  654. *val = data->wake_thres;
  655. break;
  656. case IIO_EV_INFO_PERIOD:
  657. *val = data->wake_dur;
  658. break;
  659. default:
  660. return -EINVAL;
  661. }
  662. return IIO_VAL_INT;
  663. }
  664. static int kxcjk1013_write_event(struct iio_dev *indio_dev,
  665. const struct iio_chan_spec *chan,
  666. enum iio_event_type type,
  667. enum iio_event_direction dir,
  668. enum iio_event_info info,
  669. int val, int val2)
  670. {
  671. struct kxcjk1013_data *data = iio_priv(indio_dev);
  672. if (data->ev_enable_state)
  673. return -EBUSY;
  674. switch (info) {
  675. case IIO_EV_INFO_VALUE:
  676. data->wake_thres = val;
  677. break;
  678. case IIO_EV_INFO_PERIOD:
  679. data->wake_dur = val;
  680. break;
  681. default:
  682. return -EINVAL;
  683. }
  684. return 0;
  685. }
  686. static int kxcjk1013_read_event_config(struct iio_dev *indio_dev,
  687. const struct iio_chan_spec *chan,
  688. enum iio_event_type type,
  689. enum iio_event_direction dir)
  690. {
  691. struct kxcjk1013_data *data = iio_priv(indio_dev);
  692. return data->ev_enable_state;
  693. }
  694. static int kxcjk1013_write_event_config(struct iio_dev *indio_dev,
  695. const struct iio_chan_spec *chan,
  696. enum iio_event_type type,
  697. enum iio_event_direction dir,
  698. int state)
  699. {
  700. struct kxcjk1013_data *data = iio_priv(indio_dev);
  701. int ret;
  702. if (state && data->ev_enable_state)
  703. return 0;
  704. mutex_lock(&data->mutex);
  705. if (!state && data->motion_trigger_on) {
  706. data->ev_enable_state = 0;
  707. mutex_unlock(&data->mutex);
  708. return 0;
  709. }
  710. /*
  711. * We will expect the enable and disable to do operation in
  712. * in reverse order. This will happen here anyway as our
  713. * resume operation uses sync mode runtime pm calls, the
  714. * suspend operation will be delayed by autosuspend delay
  715. * So the disable operation will still happen in reverse of
  716. * enable operation. When runtime pm is disabled the mode
  717. * is always on so sequence doesn't matter
  718. */
  719. ret = kxcjk1013_set_power_state(data, state);
  720. if (ret < 0) {
  721. mutex_unlock(&data->mutex);
  722. return ret;
  723. }
  724. ret = kxcjk1013_setup_any_motion_interrupt(data, state);
  725. if (ret < 0) {
  726. kxcjk1013_set_power_state(data, false);
  727. data->ev_enable_state = 0;
  728. mutex_unlock(&data->mutex);
  729. return ret;
  730. }
  731. data->ev_enable_state = state;
  732. mutex_unlock(&data->mutex);
  733. return 0;
  734. }
  735. static int kxcjk1013_buffer_preenable(struct iio_dev *indio_dev)
  736. {
  737. struct kxcjk1013_data *data = iio_priv(indio_dev);
  738. return kxcjk1013_set_power_state(data, true);
  739. }
  740. static int kxcjk1013_buffer_postdisable(struct iio_dev *indio_dev)
  741. {
  742. struct kxcjk1013_data *data = iio_priv(indio_dev);
  743. return kxcjk1013_set_power_state(data, false);
  744. }
  745. static IIO_CONST_ATTR_SAMP_FREQ_AVAIL(
  746. "0.781000 1.563000 3.125000 6.250000 12.500000 25 50 100 200 400 800 1600");
  747. static IIO_CONST_ATTR(in_accel_scale_available, "0.009582 0.019163 0.038326");
  748. static struct attribute *kxcjk1013_attributes[] = {
  749. &iio_const_attr_sampling_frequency_available.dev_attr.attr,
  750. &iio_const_attr_in_accel_scale_available.dev_attr.attr,
  751. NULL,
  752. };
  753. static const struct attribute_group kxcjk1013_attrs_group = {
  754. .attrs = kxcjk1013_attributes,
  755. };
  756. static const struct iio_event_spec kxcjk1013_event = {
  757. .type = IIO_EV_TYPE_THRESH,
  758. .dir = IIO_EV_DIR_EITHER,
  759. .mask_separate = BIT(IIO_EV_INFO_VALUE) |
  760. BIT(IIO_EV_INFO_ENABLE) |
  761. BIT(IIO_EV_INFO_PERIOD)
  762. };
  763. #define KXCJK1013_CHANNEL(_axis) { \
  764. .type = IIO_ACCEL, \
  765. .modified = 1, \
  766. .channel2 = IIO_MOD_##_axis, \
  767. .info_mask_separate = BIT(IIO_CHAN_INFO_RAW), \
  768. .info_mask_shared_by_type = BIT(IIO_CHAN_INFO_SCALE) | \
  769. BIT(IIO_CHAN_INFO_SAMP_FREQ), \
  770. .scan_index = AXIS_##_axis, \
  771. .scan_type = { \
  772. .sign = 's', \
  773. .realbits = 12, \
  774. .storagebits = 16, \
  775. .shift = 4, \
  776. .endianness = IIO_LE, \
  777. }, \
  778. .event_spec = &kxcjk1013_event, \
  779. .num_event_specs = 1 \
  780. }
  781. static const struct iio_chan_spec kxcjk1013_channels[] = {
  782. KXCJK1013_CHANNEL(X),
  783. KXCJK1013_CHANNEL(Y),
  784. KXCJK1013_CHANNEL(Z),
  785. IIO_CHAN_SOFT_TIMESTAMP(3),
  786. };
  787. static const struct iio_buffer_setup_ops kxcjk1013_buffer_setup_ops = {
  788. .preenable = kxcjk1013_buffer_preenable,
  789. .postenable = iio_triggered_buffer_postenable,
  790. .postdisable = kxcjk1013_buffer_postdisable,
  791. .predisable = iio_triggered_buffer_predisable,
  792. };
  793. static const struct iio_info kxcjk1013_info = {
  794. .attrs = &kxcjk1013_attrs_group,
  795. .read_raw = kxcjk1013_read_raw,
  796. .write_raw = kxcjk1013_write_raw,
  797. .read_event_value = kxcjk1013_read_event,
  798. .write_event_value = kxcjk1013_write_event,
  799. .write_event_config = kxcjk1013_write_event_config,
  800. .read_event_config = kxcjk1013_read_event_config,
  801. .driver_module = THIS_MODULE,
  802. };
  803. static const unsigned long kxcjk1013_scan_masks[] = {0x7, 0};
  804. static irqreturn_t kxcjk1013_trigger_handler(int irq, void *p)
  805. {
  806. struct iio_poll_func *pf = p;
  807. struct iio_dev *indio_dev = pf->indio_dev;
  808. struct kxcjk1013_data *data = iio_priv(indio_dev);
  809. int ret;
  810. mutex_lock(&data->mutex);
  811. ret = i2c_smbus_read_i2c_block_data_or_emulated(data->client,
  812. KXCJK1013_REG_XOUT_L,
  813. AXIS_MAX * 2,
  814. (u8 *)data->buffer);
  815. mutex_unlock(&data->mutex);
  816. if (ret < 0)
  817. goto err;
  818. iio_push_to_buffers_with_timestamp(indio_dev, data->buffer,
  819. data->timestamp);
  820. err:
  821. iio_trigger_notify_done(indio_dev->trig);
  822. return IRQ_HANDLED;
  823. }
  824. static int kxcjk1013_trig_try_reen(struct iio_trigger *trig)
  825. {
  826. struct iio_dev *indio_dev = iio_trigger_get_drvdata(trig);
  827. struct kxcjk1013_data *data = iio_priv(indio_dev);
  828. int ret;
  829. ret = i2c_smbus_read_byte_data(data->client, KXCJK1013_REG_INT_REL);
  830. if (ret < 0) {
  831. dev_err(&data->client->dev, "Error reading reg_int_rel\n");
  832. return ret;
  833. }
  834. return 0;
  835. }
  836. static int kxcjk1013_data_rdy_trigger_set_state(struct iio_trigger *trig,
  837. bool state)
  838. {
  839. struct iio_dev *indio_dev = iio_trigger_get_drvdata(trig);
  840. struct kxcjk1013_data *data = iio_priv(indio_dev);
  841. int ret;
  842. mutex_lock(&data->mutex);
  843. if (!state && data->ev_enable_state && data->motion_trigger_on) {
  844. data->motion_trigger_on = false;
  845. mutex_unlock(&data->mutex);
  846. return 0;
  847. }
  848. ret = kxcjk1013_set_power_state(data, state);
  849. if (ret < 0) {
  850. mutex_unlock(&data->mutex);
  851. return ret;
  852. }
  853. if (data->motion_trig == trig)
  854. ret = kxcjk1013_setup_any_motion_interrupt(data, state);
  855. else
  856. ret = kxcjk1013_setup_new_data_interrupt(data, state);
  857. if (ret < 0) {
  858. kxcjk1013_set_power_state(data, false);
  859. mutex_unlock(&data->mutex);
  860. return ret;
  861. }
  862. if (data->motion_trig == trig)
  863. data->motion_trigger_on = state;
  864. else
  865. data->dready_trigger_on = state;
  866. mutex_unlock(&data->mutex);
  867. return 0;
  868. }
  869. static const struct iio_trigger_ops kxcjk1013_trigger_ops = {
  870. .set_trigger_state = kxcjk1013_data_rdy_trigger_set_state,
  871. .try_reenable = kxcjk1013_trig_try_reen,
  872. .owner = THIS_MODULE,
  873. };
  874. static irqreturn_t kxcjk1013_event_handler(int irq, void *private)
  875. {
  876. struct iio_dev *indio_dev = private;
  877. struct kxcjk1013_data *data = iio_priv(indio_dev);
  878. int ret;
  879. ret = i2c_smbus_read_byte_data(data->client, KXCJK1013_REG_INT_SRC1);
  880. if (ret < 0) {
  881. dev_err(&data->client->dev, "Error reading reg_int_src1\n");
  882. goto ack_intr;
  883. }
  884. if (ret & 0x02) {
  885. ret = i2c_smbus_read_byte_data(data->client,
  886. KXCJK1013_REG_INT_SRC2);
  887. if (ret < 0) {
  888. dev_err(&data->client->dev,
  889. "Error reading reg_int_src2\n");
  890. goto ack_intr;
  891. }
  892. if (ret & KXCJK1013_REG_INT_SRC2_BIT_XN)
  893. iio_push_event(indio_dev,
  894. IIO_MOD_EVENT_CODE(IIO_ACCEL,
  895. 0,
  896. IIO_MOD_X,
  897. IIO_EV_TYPE_THRESH,
  898. IIO_EV_DIR_FALLING),
  899. data->timestamp);
  900. if (ret & KXCJK1013_REG_INT_SRC2_BIT_XP)
  901. iio_push_event(indio_dev,
  902. IIO_MOD_EVENT_CODE(IIO_ACCEL,
  903. 0,
  904. IIO_MOD_X,
  905. IIO_EV_TYPE_THRESH,
  906. IIO_EV_DIR_RISING),
  907. data->timestamp);
  908. if (ret & KXCJK1013_REG_INT_SRC2_BIT_YN)
  909. iio_push_event(indio_dev,
  910. IIO_MOD_EVENT_CODE(IIO_ACCEL,
  911. 0,
  912. IIO_MOD_Y,
  913. IIO_EV_TYPE_THRESH,
  914. IIO_EV_DIR_FALLING),
  915. data->timestamp);
  916. if (ret & KXCJK1013_REG_INT_SRC2_BIT_YP)
  917. iio_push_event(indio_dev,
  918. IIO_MOD_EVENT_CODE(IIO_ACCEL,
  919. 0,
  920. IIO_MOD_Y,
  921. IIO_EV_TYPE_THRESH,
  922. IIO_EV_DIR_RISING),
  923. data->timestamp);
  924. if (ret & KXCJK1013_REG_INT_SRC2_BIT_ZN)
  925. iio_push_event(indio_dev,
  926. IIO_MOD_EVENT_CODE(IIO_ACCEL,
  927. 0,
  928. IIO_MOD_Z,
  929. IIO_EV_TYPE_THRESH,
  930. IIO_EV_DIR_FALLING),
  931. data->timestamp);
  932. if (ret & KXCJK1013_REG_INT_SRC2_BIT_ZP)
  933. iio_push_event(indio_dev,
  934. IIO_MOD_EVENT_CODE(IIO_ACCEL,
  935. 0,
  936. IIO_MOD_Z,
  937. IIO_EV_TYPE_THRESH,
  938. IIO_EV_DIR_RISING),
  939. data->timestamp);
  940. }
  941. ack_intr:
  942. if (data->dready_trigger_on)
  943. return IRQ_HANDLED;
  944. ret = i2c_smbus_read_byte_data(data->client, KXCJK1013_REG_INT_REL);
  945. if (ret < 0)
  946. dev_err(&data->client->dev, "Error reading reg_int_rel\n");
  947. return IRQ_HANDLED;
  948. }
  949. static irqreturn_t kxcjk1013_data_rdy_trig_poll(int irq, void *private)
  950. {
  951. struct iio_dev *indio_dev = private;
  952. struct kxcjk1013_data *data = iio_priv(indio_dev);
  953. data->timestamp = iio_get_time_ns(indio_dev);
  954. if (data->dready_trigger_on)
  955. iio_trigger_poll(data->dready_trig);
  956. else if (data->motion_trigger_on)
  957. iio_trigger_poll(data->motion_trig);
  958. if (data->ev_enable_state)
  959. return IRQ_WAKE_THREAD;
  960. else
  961. return IRQ_HANDLED;
  962. }
  963. static const char *kxcjk1013_match_acpi_device(struct device *dev,
  964. enum kx_chipset *chipset,
  965. bool *is_smo8500_device)
  966. {
  967. const struct acpi_device_id *id;
  968. id = acpi_match_device(dev->driver->acpi_match_table, dev);
  969. if (!id)
  970. return NULL;
  971. if (strcmp(id->id, "SMO8500") == 0)
  972. *is_smo8500_device = true;
  973. *chipset = (enum kx_chipset)id->driver_data;
  974. return dev_name(dev);
  975. }
  976. static int kxcjk1013_probe(struct i2c_client *client,
  977. const struct i2c_device_id *id)
  978. {
  979. struct kxcjk1013_data *data;
  980. struct iio_dev *indio_dev;
  981. struct kxcjk_1013_platform_data *pdata;
  982. const char *name;
  983. int ret;
  984. indio_dev = devm_iio_device_alloc(&client->dev, sizeof(*data));
  985. if (!indio_dev)
  986. return -ENOMEM;
  987. data = iio_priv(indio_dev);
  988. i2c_set_clientdata(client, indio_dev);
  989. data->client = client;
  990. pdata = dev_get_platdata(&client->dev);
  991. if (pdata)
  992. data->active_high_intr = pdata->active_high_intr;
  993. else
  994. data->active_high_intr = true; /* default polarity */
  995. if (id) {
  996. data->chipset = (enum kx_chipset)(id->driver_data);
  997. name = id->name;
  998. } else if (ACPI_HANDLE(&client->dev)) {
  999. name = kxcjk1013_match_acpi_device(&client->dev,
  1000. &data->chipset,
  1001. &data->is_smo8500_device);
  1002. } else
  1003. return -ENODEV;
  1004. ret = kxcjk1013_chip_init(data);
  1005. if (ret < 0)
  1006. return ret;
  1007. mutex_init(&data->mutex);
  1008. indio_dev->dev.parent = &client->dev;
  1009. indio_dev->channels = kxcjk1013_channels;
  1010. indio_dev->num_channels = ARRAY_SIZE(kxcjk1013_channels);
  1011. indio_dev->available_scan_masks = kxcjk1013_scan_masks;
  1012. indio_dev->name = name;
  1013. indio_dev->modes = INDIO_DIRECT_MODE;
  1014. indio_dev->info = &kxcjk1013_info;
  1015. if (client->irq > 0 && !data->is_smo8500_device) {
  1016. ret = devm_request_threaded_irq(&client->dev, client->irq,
  1017. kxcjk1013_data_rdy_trig_poll,
  1018. kxcjk1013_event_handler,
  1019. IRQF_TRIGGER_RISING,
  1020. KXCJK1013_IRQ_NAME,
  1021. indio_dev);
  1022. if (ret)
  1023. goto err_poweroff;
  1024. data->dready_trig = devm_iio_trigger_alloc(&client->dev,
  1025. "%s-dev%d",
  1026. indio_dev->name,
  1027. indio_dev->id);
  1028. if (!data->dready_trig) {
  1029. ret = -ENOMEM;
  1030. goto err_poweroff;
  1031. }
  1032. data->motion_trig = devm_iio_trigger_alloc(&client->dev,
  1033. "%s-any-motion-dev%d",
  1034. indio_dev->name,
  1035. indio_dev->id);
  1036. if (!data->motion_trig) {
  1037. ret = -ENOMEM;
  1038. goto err_poweroff;
  1039. }
  1040. data->dready_trig->dev.parent = &client->dev;
  1041. data->dready_trig->ops = &kxcjk1013_trigger_ops;
  1042. iio_trigger_set_drvdata(data->dready_trig, indio_dev);
  1043. indio_dev->trig = data->dready_trig;
  1044. iio_trigger_get(indio_dev->trig);
  1045. ret = iio_trigger_register(data->dready_trig);
  1046. if (ret)
  1047. goto err_poweroff;
  1048. data->motion_trig->dev.parent = &client->dev;
  1049. data->motion_trig->ops = &kxcjk1013_trigger_ops;
  1050. iio_trigger_set_drvdata(data->motion_trig, indio_dev);
  1051. ret = iio_trigger_register(data->motion_trig);
  1052. if (ret) {
  1053. data->motion_trig = NULL;
  1054. goto err_trigger_unregister;
  1055. }
  1056. }
  1057. ret = iio_triggered_buffer_setup(indio_dev,
  1058. &iio_pollfunc_store_time,
  1059. kxcjk1013_trigger_handler,
  1060. &kxcjk1013_buffer_setup_ops);
  1061. if (ret < 0) {
  1062. dev_err(&client->dev, "iio triggered buffer setup failed\n");
  1063. goto err_trigger_unregister;
  1064. }
  1065. ret = pm_runtime_set_active(&client->dev);
  1066. if (ret)
  1067. goto err_buffer_cleanup;
  1068. pm_runtime_enable(&client->dev);
  1069. pm_runtime_set_autosuspend_delay(&client->dev,
  1070. KXCJK1013_SLEEP_DELAY_MS);
  1071. pm_runtime_use_autosuspend(&client->dev);
  1072. ret = iio_device_register(indio_dev);
  1073. if (ret < 0) {
  1074. dev_err(&client->dev, "unable to register iio device\n");
  1075. goto err_buffer_cleanup;
  1076. }
  1077. return 0;
  1078. err_buffer_cleanup:
  1079. if (data->dready_trig)
  1080. iio_triggered_buffer_cleanup(indio_dev);
  1081. err_trigger_unregister:
  1082. if (data->dready_trig)
  1083. iio_trigger_unregister(data->dready_trig);
  1084. if (data->motion_trig)
  1085. iio_trigger_unregister(data->motion_trig);
  1086. err_poweroff:
  1087. kxcjk1013_set_mode(data, STANDBY);
  1088. return ret;
  1089. }
  1090. static int kxcjk1013_remove(struct i2c_client *client)
  1091. {
  1092. struct iio_dev *indio_dev = i2c_get_clientdata(client);
  1093. struct kxcjk1013_data *data = iio_priv(indio_dev);
  1094. iio_device_unregister(indio_dev);
  1095. pm_runtime_disable(&client->dev);
  1096. pm_runtime_set_suspended(&client->dev);
  1097. pm_runtime_put_noidle(&client->dev);
  1098. if (data->dready_trig) {
  1099. iio_triggered_buffer_cleanup(indio_dev);
  1100. iio_trigger_unregister(data->dready_trig);
  1101. iio_trigger_unregister(data->motion_trig);
  1102. }
  1103. mutex_lock(&data->mutex);
  1104. kxcjk1013_set_mode(data, STANDBY);
  1105. mutex_unlock(&data->mutex);
  1106. return 0;
  1107. }
  1108. #ifdef CONFIG_PM_SLEEP
  1109. static int kxcjk1013_suspend(struct device *dev)
  1110. {
  1111. struct iio_dev *indio_dev = i2c_get_clientdata(to_i2c_client(dev));
  1112. struct kxcjk1013_data *data = iio_priv(indio_dev);
  1113. int ret;
  1114. mutex_lock(&data->mutex);
  1115. ret = kxcjk1013_set_mode(data, STANDBY);
  1116. mutex_unlock(&data->mutex);
  1117. return ret;
  1118. }
  1119. static int kxcjk1013_resume(struct device *dev)
  1120. {
  1121. struct iio_dev *indio_dev = i2c_get_clientdata(to_i2c_client(dev));
  1122. struct kxcjk1013_data *data = iio_priv(indio_dev);
  1123. int ret = 0;
  1124. mutex_lock(&data->mutex);
  1125. ret = kxcjk1013_set_mode(data, OPERATION);
  1126. mutex_unlock(&data->mutex);
  1127. return ret;
  1128. }
  1129. #endif
  1130. #ifdef CONFIG_PM
  1131. static int kxcjk1013_runtime_suspend(struct device *dev)
  1132. {
  1133. struct iio_dev *indio_dev = i2c_get_clientdata(to_i2c_client(dev));
  1134. struct kxcjk1013_data *data = iio_priv(indio_dev);
  1135. int ret;
  1136. ret = kxcjk1013_set_mode(data, STANDBY);
  1137. if (ret < 0) {
  1138. dev_err(&data->client->dev, "powering off device failed\n");
  1139. return -EAGAIN;
  1140. }
  1141. return 0;
  1142. }
  1143. static int kxcjk1013_runtime_resume(struct device *dev)
  1144. {
  1145. struct iio_dev *indio_dev = i2c_get_clientdata(to_i2c_client(dev));
  1146. struct kxcjk1013_data *data = iio_priv(indio_dev);
  1147. int ret;
  1148. int sleep_val;
  1149. ret = kxcjk1013_set_mode(data, OPERATION);
  1150. if (ret < 0)
  1151. return ret;
  1152. sleep_val = kxcjk1013_get_startup_times(data);
  1153. if (sleep_val < 20000)
  1154. usleep_range(sleep_val, 20000);
  1155. else
  1156. msleep_interruptible(sleep_val/1000);
  1157. return 0;
  1158. }
  1159. #endif
  1160. static const struct dev_pm_ops kxcjk1013_pm_ops = {
  1161. SET_SYSTEM_SLEEP_PM_OPS(kxcjk1013_suspend, kxcjk1013_resume)
  1162. SET_RUNTIME_PM_OPS(kxcjk1013_runtime_suspend,
  1163. kxcjk1013_runtime_resume, NULL)
  1164. };
  1165. static const struct acpi_device_id kx_acpi_match[] = {
  1166. {"KXCJ1013", KXCJK1013},
  1167. {"KXCJ1008", KXCJ91008},
  1168. {"KXCJ9000", KXCJ91008},
  1169. {"KIOX000A", KXCJ91008},
  1170. {"KXTJ1009", KXTJ21009},
  1171. {"SMO8500", KXCJ91008},
  1172. { },
  1173. };
  1174. MODULE_DEVICE_TABLE(acpi, kx_acpi_match);
  1175. static const struct i2c_device_id kxcjk1013_id[] = {
  1176. {"kxcjk1013", KXCJK1013},
  1177. {"kxcj91008", KXCJ91008},
  1178. {"kxtj21009", KXTJ21009},
  1179. {"SMO8500", KXCJ91008},
  1180. {}
  1181. };
  1182. MODULE_DEVICE_TABLE(i2c, kxcjk1013_id);
  1183. static struct i2c_driver kxcjk1013_driver = {
  1184. .driver = {
  1185. .name = KXCJK1013_DRV_NAME,
  1186. .acpi_match_table = ACPI_PTR(kx_acpi_match),
  1187. .pm = &kxcjk1013_pm_ops,
  1188. },
  1189. .probe = kxcjk1013_probe,
  1190. .remove = kxcjk1013_remove,
  1191. .id_table = kxcjk1013_id,
  1192. };
  1193. module_i2c_driver(kxcjk1013_driver);
  1194. MODULE_AUTHOR("Srinivas Pandruvada <srinivas.pandruvada@linux.intel.com>");
  1195. MODULE_LICENSE("GPL v2");
  1196. MODULE_DESCRIPTION("KXCJK1013 accelerometer driver");