BootParameters1.c 3.9 KB

123456789101112131415161718192021222324252627282930313233343536373839404142434445464748495051525354555657585960616263646566676869707172737475767778798081828384858687888990919293949596979899100101102103104105106107108109110111112113114115116117118119120121122123124125126127128129130131132133134
  1. /*====================================================================*
  2. *
  3. * Copyright (c) 2013 Qualcomm Atheros, Inc.
  4. *
  5. * All rights reserved.
  6. *
  7. * Redistribution and use in source and binary forms, with or
  8. * without modification, are permitted (subject to the limitations
  9. * in the disclaimer below) provided that the following conditions
  10. * are met:
  11. *
  12. * * Redistributions of source code must retain the above copyright
  13. * notice, this list of conditions and the following disclaimer.
  14. *
  15. * * Redistributions in binary form must reproduce the above
  16. * copyright notice, this list of conditions and the following
  17. * disclaimer in the documentation and/or other materials
  18. * provided with the distribution.
  19. *
  20. * * Neither the name of Qualcomm Atheros nor the names of
  21. * its contributors may be used to endorse or promote products
  22. * derived from this software without specific prior written
  23. * permission.
  24. *
  25. * NO EXPRESS OR IMPLIED LICENSES TO ANY PARTY'S PATENT RIGHTS ARE
  26. * GRANTED BY THIS LICENSE. THIS SOFTWARE IS PROVIDED BY THE
  27. * COPYRIGHT HOLDERS AND CONTRIBUTORS "AS IS" AND ANY EXPRESS OR
  28. * IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED TO, THE IMPLIED
  29. * WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR
  30. * PURPOSE ARE DISCLAIMED. IN NO EVENT SHALL THE COPYRIGHT OWNER
  31. * OR CONTRIBUTORS BE LIABLE FOR ANY DIRECT, INDIRECT, INCIDENTAL,
  32. * SPECIAL, EXEMPLARY, OR CONSEQUENTIAL DAMAGES (INCLUDING, BUT
  33. * NOT LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS OR SERVICES;
  34. * LOSS OF USE, DATA, OR PROFITS; OR BUSINESS INTERRUPTION)
  35. * HOWEVER CAUSED AND ON ANY THEORY OF LIABILITY, WHETHER IN
  36. * CONTRACT, STRICT LIABILITY, OR TORT (INCLUDING NEGLIGENCE
  37. * OR OTHERWISE) ARISING IN ANY WAY OUT OF THE USE OF THIS
  38. * SOFTWARE, EVEN IF ADVISED OF THE POSSIBILITY OF SUCH DAMAGE.
  39. *
  40. *--------------------------------------------------------------------*/
  41. /*====================================================================*
  42. *
  43. * signed BootParameters1 (struct plc * plc)
  44. *
  45. * pib.h
  46. *
  47. * write the parameter information block to SDRAM on a thunderbolt/
  48. * lightning powerline device;
  49. *
  50. * The PIB is written to different SDRAM locations depending on the
  51. * chipset used; we use PIB major/minor version to determine where
  52. * to write the PIB but may switch to using the hardware platform
  53. * code derived from the VS_SW_VER message;
  54. *
  55. *
  56. * Contributor(s):
  57. * Charles Maier
  58. *
  59. *--------------------------------------------------------------------*/
  60. #ifndef BOOTPARAMETERS1_SOURCE
  61. #define BOOTPARAMETERS1_SOURCE
  62. #include <stdint.h>
  63. #include <unistd.h>
  64. #include <memory.h>
  65. #include <errno.h>
  66. #include "../tools/files.h"
  67. #include "../tools/error.h"
  68. #include "../tools/flags.h"
  69. #include "../plc/plc.h"
  70. #include "../pib/pib.h"
  71. signed BootParameters1 (struct plc * plc)
  72. {
  73. struct pib_header pib_header;
  74. uint32_t offset;
  75. if (lseek (plc->PIB.file, 0, SEEK_SET))
  76. {
  77. error (PLC_EXIT (plc), errno, FILE_CANTHOME, plc->PIB.name);
  78. }
  79. if (read (plc->PIB.file, &pib_header, sizeof (pib_header)) != sizeof (pib_header))
  80. {
  81. error (PLC_EXIT (plc), errno, FILE_CANTREAD, plc->PIB.name);
  82. }
  83. if (lseek (plc->PIB.file, 0, SEEK_SET))
  84. {
  85. error (PLC_EXIT (plc), errno, FILE_CANTHOME, plc->PIB.name);
  86. }
  87. #if 1
  88. /*
  89. * this code is a fix to accommodate PIB relocation in memory; it is not needed when
  90. * the PIB is stored in an NVM file since the memory address is recorded in the image
  91. * header;
  92. */
  93. if (BE16TOH (*(uint16_t *)(&pib_header)) < 0x0305)
  94. {
  95. offset = LEGACY_PIBOFFSET;
  96. }
  97. else if (BE16TOH (*(uint16_t *)(&pib_header)) < 0x0500)
  98. {
  99. offset = INT6x00_PIBOFFSET;
  100. }
  101. else
  102. {
  103. offset = AR7x00_PIBOFFSET;
  104. }
  105. #endif
  106. if (plc->hardwareID < CHIPSET_AR7400)
  107. {
  108. if (WriteMEM (plc, &plc->PIB, 0, offset, LE16TOH (pib_header.PIBLENGTH)))
  109. {
  110. return (-1);
  111. }
  112. return (0);
  113. }
  114. if (WriteExecutePIB (plc, offset, &pib_header))
  115. {
  116. return (-1);
  117. }
  118. return (0);
  119. }
  120. #endif