CacheP.h 2.8 KB

1234567891011121314151617181920212223242526272829303132333435363738394041424344454647484950515253545556575859606162636465666768697071727374757677787980818283848586878889
  1. /*
  2. * Copyright (c) 2015-2017, Texas Instruments Incorporated
  3. * All rights reserved.
  4. *
  5. * Redistribution and use in source and binary forms, with or without
  6. * modification, are permitted provided that the following conditions
  7. * are met:
  8. *
  9. * * Redistributions of source code must retain the above copyright
  10. * notice, this list of conditions and the following disclaimer.
  11. *
  12. * * Redistributions in binary form must reproduce the above copyright
  13. * notice, this list of conditions and the following disclaimer in the
  14. * documentation and/or other materials provided with the distribution.
  15. *
  16. * * Neither the name of Texas Instruments Incorporated nor the names of
  17. * its contributors may be used to endorse or promote products derived
  18. * from this software without specific prior written permission.
  19. *
  20. * THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS "AS IS"
  21. * AND ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED TO,
  22. * THE IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR
  23. * PURPOSE ARE DISCLAIMED. IN NO EVENT SHALL THE COPYRIGHT OWNER OR
  24. * CONTRIBUTORS BE LIABLE FOR ANY DIRECT, INDIRECT, INCIDENTAL, SPECIAL,
  25. * EXEMPLARY, OR CONSEQUENTIAL DAMAGES (INCLUDING, BUT NOT LIMITED TO,
  26. * PROCUREMENT OF SUBSTITUTE GOODS OR SERVICES; LOSS OF USE, DATA, OR PROFITS;
  27. * OR BUSINESS INTERRUPTION) HOWEVER CAUSED AND ON ANY THEORY OF LIABILITY,
  28. * WHETHER IN CONTRACT, STRICT LIABILITY, OR TORT (INCLUDING NEGLIGENCE OR
  29. * OTHERWISE) ARISING IN ANY WAY OUT OF THE USE OF THIS SOFTWARE,
  30. * EVEN IF ADVISED OF THE POSSIBILITY OF SUCH DAMAGE.
  31. */
  32. /** ============================================================================
  33. * @file CacheP.h
  34. *
  35. * @brief Cache Handling routines for the RTOS Porting Interface
  36. *
  37. *
  38. * ============================================================================
  39. */
  40. #ifndef ti_osal_CacheP__include
  41. #define ti_osal_CacheP__include
  42. #ifdef __cplusplus
  43. extern "C" {
  44. #endif
  45. #include <stdint.h>
  46. #include <stdbool.h>
  47. #include <stddef.h>
  48. /*!
  49. * @brief Function to write back cache lines
  50. *
  51. * @param addr Start address of the cache line/s
  52. *
  53. * @param size size (in bytes) of the memory to be written back
  54. *
  55. */
  56. extern void CacheP_wb(const void * addr, int32_t size);
  57. /*!
  58. * @brief Function to invalidate cache lines
  59. *
  60. * @param addr Start address of the cache line/s
  61. *
  62. * @param size size (in bytes) of the memory to invalidate
  63. *
  64. */
  65. extern void CacheP_Inv(const void * addr, int32_t size);
  66. /*!
  67. * @brief Function to write back and invalidate cache lines
  68. *
  69. * @param addr Start address of the cache line/s
  70. *
  71. * @param size size (in bytes) of the memory to be written back and invalidate
  72. *
  73. */
  74. extern void CacheP_wbInv(const void * addr, int32_t size);
  75. #ifdef __cplusplus
  76. }
  77. #endif
  78. #endif /* ti_osal_CacheP__include */