123456789101112131415161718192021222324252627282930313233343536373839404142434445464748495051525354555657585960616263646566676869707172737475767778798081828384858687888990919293949596979899100101102103104105106107108109110111112113114115116117118119120121122123124125126127128129130131132133134135136137138139140141142143144145146147148149150151152153154155156157158159160161162163164165166167168169170171172173174175176177178179180181182183184185186187188189190191192193194195196197198199200201202203204205206207208209210211212213214215216217218219220221222223224225226227228229230231232233234235236237238239240241242243244245246247248249250251252253254255256257258259260261262263264265266267268269270271272273274275276277278279280281282283284285286287288289290291292293294295296297298299300301302303304305306307308309310311312313314315316317318319320321322323324325326327328329330331332333334335336337338339340341342343344345346347348349350351352353354355356357358359360361362363364365366367368369370371372373374375376377378379380381382383384385386387388389390391392393394395396397398399400401402403404405406407408409410411412413414415416417418419420421422423424425426427428429430431432433434435436 |
- /********************************************************************
- * Copyright (C) 2013- 2016 Texas Instruments Incorporated.
- *
- * Redistribution and use in source and binary forms, with or without
- * modification, are permitted provided that the following conditions
- * are met:
- *
- * Redistributions of source code must retain the above copyright
- * notice, this list of conditions and the following disclaimer.
- *
- * Redistributions in binary form must reproduce the above copyright
- * notice, this list of conditions and the following disclaimer in the
- * documentation and/or other materials provided with the
- * distribution.
- *
- * Neither the name of Texas Instruments Incorporated nor the names of
- * its contributors may be used to endorse or promote products derived
- * from this software without specific prior written permission.
- *
- * THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS
- * "AS IS" AND ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT
- * LIMITED TO, THE IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR
- * A PARTICULAR PURPOSE ARE DISCLAIMED. IN NO EVENT SHALL THE COPYRIGHT
- * OWNER OR CONTRIBUTORS BE LIABLE FOR ANY DIRECT, INDIRECT, INCIDENTAL,
- * SPECIAL, EXEMPLARY, OR CONSEQUENTIAL DAMAGES (INCLUDING, BUT NOT
- * LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS OR SERVICES; LOSS OF USE,
- * DATA, OR PROFITS; OR BUSINESS INTERRUPTION) HOWEVER CAUSED AND ON ANY
- * THEORY OF LIABILITY, WHETHER IN CONTRACT, STRICT LIABILITY, OR TORT
- * (INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY OUT OF THE USE
- * OF THIS SOFTWARE, EVEN IF ADVISED OF THE POSSIBILITY OF SUCH DAMAGE.
- *
- */
- #ifndef CSLR_XMC_H
- #define CSLR_XMC_H
- /* CSL Modification:
- * The file has been modified from the AUTOGEN file for the following
- * reasons:-
- * a) Modified the 'CSL_XmcRegs' register overlay structure. Merged
- * the XMPAXL0, XMPAXH0, XMPAXL1, XMPAXH1 into the XMPAX array
- * and made XMPAX[] array an array of 16 such register pairs. This
- * was done because all the XMPAXL/H register pairs 0-15 had the
- * exact same bit fields and masks and only diferred in the
- * reset values (which we do not use programatically). This
- * simplifies the code and use of the APIs lot more simpler and
- * more consistent.
- * b) Modified the header file includes to be RTSC compliant
- */
- #include <ti/csl/cslr.h>
- #include <ti/csl/tistdtypes.h>
- /* Minimum unit = 1 byte */
- /**************************************************************************\
- * Register Overlay Structure for XMPAX
- \**************************************************************************/
- typedef struct {
- volatile Uint32 XMPAXL;
- volatile Uint32 XMPAXH;
- } CSL_XmcXmpaxRegs;
- /**************************************************************************
- * Register Overlay Structure
- **************************************************************************/
- typedef struct {
- CSL_XmcXmpaxRegs XMPAX[16];
- volatile Uint8 RSVD0[384];
- volatile Uint32 XMPFAR;
- volatile Uint32 XMPFSR;
- volatile Uint32 XMPFCR;
- volatile Uint8 RSVD1[116];
- volatile Uint32 MDMAARBX;
- volatile Uint8 RSVD2[124];
- volatile Uint32 XPFCMD;
- volatile Uint32 XPFACS;
- volatile Uint8 RSVD3[8];
- volatile Uint32 XPFAC0;
- volatile Uint32 XPFAC1;
- volatile Uint32 XPFAC2;
- volatile Uint32 XPFAC3;
- volatile Uint8 RSVD4[224];
- volatile Uint32 XPFADDR[8];
- volatile Uint8 RSVD5[64476];
- volatile Uint32 XEDIAX;
- } CSL_XmcRegs;
- /**************************************************************************
- * Register Macros
- **************************************************************************/
- #ifdef CSL_MODIFICATION
- #define CSL_XMC_XMPFAR ((uint32_t)0x200U)
- #define CSL_XMC_XMPFSR ((uint32_t)0x204U)
- #define CSL_XMC_XMPFCR ((uint32_t)0x208U)
- #define CSL_XMC_MDMAARBX ((uint32_t)0x280U)
- #define CSL_XMC_XPFCMD ((uint32_t)0x300U)
- #define CSL_XMC_XPFACS ((uint32_t)0x304U)
- #define CSL_XMC_XPFAC0 ((uint32_t)0x310U)
- #define CSL_XMC_XPFAC1 ((uint32_t)0x314U)
- #define CSL_XMC_XPFAC2 ((uint32_t)0x318U)
- #define CSL_XMC_XPFAC3 ((uint32_t)0x31CU)
- #define CSL_XMC_XPFADDR(i) ((uint32_t)0x400U + ((i) * ((uint32_t)0x4U)))
- #define CSL_XMC_XEDIAX ((uint32_t)0xFFFCU)
- #define CSL_XMC_XMPAXL(n) ((uint32_t)0x0U + ((n) * ((uint32_t)0x8U)))
- #define CSL_XMC_XMPAXH(n) ((uint32_t)0x4U + ((n) * ((uint32_t)0x8U)))
- #else
- #define CSL_XMC_XMPFAR_REG ((uint32_t)0x200U)
- #define CSL_XMC_XMPFSR_REG ((uint32_t)0x204U)
- #define CSL_XMC_XMPFCR_REG ((uint32_t)0x208U)
- #define CSL_XMC_MDMAARBX_REG ((uint32_t)0x280U)
- #define CSL_XMC_XPFCMD_REG ((uint32_t)0x300U)
- #define CSL_XMC_XPFACS_REG ((uint32_t)0x304U)
- #define CSL_XMC_XPFAC0_REG ((uint32_t)0x310U)
- #define CSL_XMC_XPFAC1_REG ((uint32_t)0x314U)
- #define CSL_XMC_XPFAC2_REG ((uint32_t)0x318U)
- #define CSL_XMC_XPFAC3_REG ((uint32_t)0x31CU)
- #define CSL_XMC_XPFADDR_REG(i) ((uint32_t)0x400U + ((i) * ((uint32_t)0x4U)))
- #define CSL_XMC_XEDIAX_REG ((uint32_t)0xFFFCU)
- #define CSL_XMC_XMPAXL_REG(n) ((uint32_t)0x0U + ((n) * ((uint32_t)0x8U)))
- #define CSL_XMC_XMPAXH_REG(n) ((uint32_t)0x4U + ((n) * ((uint32_t)0x8U)))
- #endif
- /* Field Definition Macros
- \**************************************************************************/
- /* XMPAXL */
- #define CSL_XMC_XMPAXL_RADDR_MASK ((uint32_t)0xFFFFFF00u)
- #define CSL_XMC_XMPAXL_RADDR_SHIFT ((uint32_t)0x00000008u)
- #define CSL_XMC_XMPAXL_RADDR_RESETVAL ((uint32_t)0x00000000u)
- #define CSL_XMC_XMPAXL_SR_MASK ((uint32_t)0x00000020u)
- #define CSL_XMC_XMPAXL_SR_SHIFT ((uint32_t)0x00000005u)
- #define CSL_XMC_XMPAXL_SR_RESETVAL ((uint32_t)0x00000000u)
- #define CSL_XMC_XMPAXL_SW_MASK ((uint32_t)0x00000010u)
- #define CSL_XMC_XMPAXL_SW_SHIFT ((uint32_t)0x00000004u)
- #define CSL_XMC_XMPAXL_SW_RESETVAL ((uint32_t)0x00000000u)
- #define CSL_XMC_XMPAXL_SX_MASK ((uint32_t)0x00000008u)
- #define CSL_XMC_XMPAXL_SX_SHIFT ((uint32_t)0x00000003u)
- #define CSL_XMC_XMPAXL_SX_RESETVAL ((uint32_t)0x00000000u)
- #define CSL_XMC_XMPAXL_UR_MASK ((uint32_t)0x00000004u)
- #define CSL_XMC_XMPAXL_UR_SHIFT ((uint32_t)0x00000002u)
- #define CSL_XMC_XMPAXL_UR_RESETVAL ((uint32_t)0x00000000u)
- #define CSL_XMC_XMPAXL_UW_MASK ((uint32_t)0x00000002u)
- #define CSL_XMC_XMPAXL_UW_SHIFT ((uint32_t)0x00000001u)
- #define CSL_XMC_XMPAXL_UW_RESETVAL ((uint32_t)0x00000000u)
- #define CSL_XMC_XMPAXL_UX_MASK ((uint32_t)0x00000001u)
- #define CSL_XMC_XMPAXL_UX_SHIFT ((uint32_t)0x00000000u)
- #define CSL_XMC_XMPAXL_UX_RESETVAL ((uint32_t)0x00000000u)
- #define CSL_XMC_XMPAXL_RESETVAL ((uint32_t)0x00000000u)
- /* XMPAXH */
- #define CSL_XMC_XMPAXH_BADDR_MASK ((uint32_t)0xFFFFF000u)
- #define CSL_XMC_XMPAXH_BADDR_SHIFT ((uint32_t)0x0000000Cu)
- #define CSL_XMC_XMPAXH_BADDR_RESETVAL ((uint32_t)0x00000000u)
- #define CSL_XMC_XMPAXH_SEGSZ_MASK ((uint32_t)0x0000001Fu)
- #define CSL_XMC_XMPAXH_SEGSZ_SHIFT ((uint32_t)0x00000000u)
- #define CSL_XMC_XMPAXH_SEGSZ_RESETVAL ((uint32_t)0x00000000u)
- #define CSL_XMC_XMPAXH_RESETVAL ((uint32_t)0x00000000u)
- /* XMPAXL0 */
- #define CSL_XMC_XMPAXL0_RADDR_MASK ((uint32_t)0xFFFFFF00u)
- #define CSL_XMC_XMPAXL0_RADDR_SHIFT ((uint32_t)0x00000008u)
- #define CSL_XMC_XMPAXL0_RADDR_RESETVAL ((uint32_t)0x00000000u)
- #define CSL_XMC_XMPAXL0_SR_MASK ((uint32_t)0x00000020u)
- #define CSL_XMC_XMPAXL0_SR_SHIFT ((uint32_t)0x00000005u)
- #define CSL_XMC_XMPAXL0_SR_RESETVAL ((uint32_t)0x00000001u)
- #define CSL_XMC_XMPAXL0_SW_MASK ((uint32_t)0x00000010u)
- #define CSL_XMC_XMPAXL0_SW_SHIFT ((uint32_t)0x00000004u)
- #define CSL_XMC_XMPAXL0_SW_RESETVAL ((uint32_t)0x00000001u)
- #define CSL_XMC_XMPAXL0_SX_MASK ((uint32_t)0x00000008u)
- #define CSL_XMC_XMPAXL0_SX_SHIFT ((uint32_t)0x00000003u)
- #define CSL_XMC_XMPAXL0_SX_RESETVAL ((uint32_t)0x00000001u)
- #define CSL_XMC_XMPAXL0_UR_MASK ((uint32_t)0x00000004u)
- #define CSL_XMC_XMPAXL0_UR_SHIFT ((uint32_t)0x00000002u)
- #define CSL_XMC_XMPAXL0_UR_RESETVAL ((uint32_t)0x00000001u)
- #define CSL_XMC_XMPAXL0_UW_MASK ((uint32_t)0x00000002u)
- #define CSL_XMC_XMPAXL0_UW_SHIFT ((uint32_t)0x00000001u)
- #define CSL_XMC_XMPAXL0_UW_RESETVAL ((uint32_t)0x00000001u)
- #define CSL_XMC_XMPAXL0_UX_MASK ((uint32_t)0x00000001u)
- #define CSL_XMC_XMPAXL0_UX_SHIFT ((uint32_t)0x00000000u)
- #define CSL_XMC_XMPAXL0_UX_RESETVAL ((uint32_t)0x00000001u)
- #define CSL_XMC_XMPAXL0_RESETVAL ((uint32_t)0x000000FFu)
- /* XMPAXH0 */
- #define CSL_XMC_XMPAXH0_BADDR_MASK ((uint32_t)0xFFFFF000u)
- #define CSL_XMC_XMPAXH0_BADDR_SHIFT ((uint32_t)0x0000000Cu)
- #define CSL_XMC_XMPAXH0_BADDR_RESETVAL ((uint32_t)0x00000000u)
- #define CSL_XMC_XMPAXH0_SEGSZ_MASK ((uint32_t)0x0000001Fu)
- #define CSL_XMC_XMPAXH0_SEGSZ_SHIFT ((uint32_t)0x00000000u)
- #define CSL_XMC_XMPAXH0_SEGSZ_RESETVAL ((uint32_t)0x0000001Eu)
- #define CSL_XMC_XMPAXH0_RESETVAL ((uint32_t)0x0000001Eu)
- /* XMPAXL1 */
- #define CSL_XMC_XMPAXL1_RADDR_MASK ((uint32_t)0xFFFFFF00u)
- #define CSL_XMC_XMPAXL1_RADDR_SHIFT ((uint32_t)0x00000008u)
- #define CSL_XMC_XMPAXL1_RADDR_RESETVAL ((uint32_t)0x00800000u)
- #define CSL_XMC_XMPAXL1_SR_MASK ((uint32_t)0x00000020u)
- #define CSL_XMC_XMPAXL1_SR_SHIFT ((uint32_t)0x00000005u)
- #define CSL_XMC_XMPAXL1_SR_RESETVAL ((uint32_t)0x00000001u)
- #define CSL_XMC_XMPAXL1_SW_MASK ((uint32_t)0x00000010u)
- #define CSL_XMC_XMPAXL1_SW_SHIFT ((uint32_t)0x00000004u)
- #define CSL_XMC_XMPAXL1_SW_RESETVAL ((uint32_t)0x00000001u)
- #define CSL_XMC_XMPAXL1_SX_MASK ((uint32_t)0x00000008u)
- #define CSL_XMC_XMPAXL1_SX_SHIFT ((uint32_t)0x00000003u)
- #define CSL_XMC_XMPAXL1_SX_RESETVAL ((uint32_t)0x00000001u)
- #define CSL_XMC_XMPAXL1_UR_MASK ((uint32_t)0x00000004u)
- #define CSL_XMC_XMPAXL1_UR_SHIFT ((uint32_t)0x00000002u)
- #define CSL_XMC_XMPAXL1_UR_RESETVAL ((uint32_t)0x00000001u)
- #define CSL_XMC_XMPAXL1_UW_MASK ((uint32_t)0x00000002u)
- #define CSL_XMC_XMPAXL1_UW_SHIFT ((uint32_t)0x00000001u)
- #define CSL_XMC_XMPAXL1_UW_RESETVAL ((uint32_t)0x00000001u)
- #define CSL_XMC_XMPAXL1_UX_MASK ((uint32_t)0x00000001u)
- #define CSL_XMC_XMPAXL1_UX_SHIFT ((uint32_t)0x00000000u)
- #define CSL_XMC_XMPAXL1_UX_RESETVAL ((uint32_t)0x00000001u)
- #define CSL_XMC_XMPAXL1_RESETVAL ((uint32_t)0x800000FFu)
- /* XMPAXH1 */
- #define CSL_XMC_XMPAXH1_BADDR_MASK ((uint32_t)0xFFFFF000u)
- #define CSL_XMC_XMPAXH1_BADDR_SHIFT ((uint32_t)0x0000000Cu)
- #define CSL_XMC_XMPAXH1_BADDR_RESETVAL ((uint32_t)0x00080000u)
- #define CSL_XMC_XMPAXH1_SEGSZ_MASK ((uint32_t)0x0000001Fu)
- #define CSL_XMC_XMPAXH1_SEGSZ_SHIFT ((uint32_t)0x00000000u)
- #define CSL_XMC_XMPAXH1_SEGSZ_RESETVAL ((uint32_t)0x0000001Eu)
- #define CSL_XMC_XMPAXH1_RESETVAL ((uint32_t)0x8000001Eu)
- /* XMPFAR */
- #define CSL_XMC_XMPFAR_FADDR_MASK ((uint32_t)0xFFFFFFFFu)
- #define CSL_XMC_XMPFAR_FADDR_SHIFT ((uint32_t)0x00000000u)
- #define CSL_XMC_XMPFAR_FADDR_RESETVAL ((uint32_t)0x00000000u)
- #define CSL_XMC_XMPFAR_RESETVAL ((uint32_t)0x00000000u)
- /* XMPFSR */
- #define CSL_XMC_XMPFSR_LOCAL_MASK ((uint32_t)0x00000100u)
- #define CSL_XMC_XMPFSR_LOCAL_SHIFT ((uint32_t)0x00000008u)
- #define CSL_XMC_XMPFSR_LOCAL_RESETVAL ((uint32_t)0x00000000u)
- #define CSL_XMC_XMPFSR_SR_MASK ((uint32_t)0x00000020u)
- #define CSL_XMC_XMPFSR_SR_SHIFT ((uint32_t)0x00000005u)
- #define CSL_XMC_XMPFSR_SR_RESETVAL ((uint32_t)0x00000000u)
- #define CSL_XMC_XMPFSR_SW_MASK ((uint32_t)0x00000010u)
- #define CSL_XMC_XMPFSR_SW_SHIFT ((uint32_t)0x00000004u)
- #define CSL_XMC_XMPFSR_SW_RESETVAL ((uint32_t)0x00000000u)
- #define CSL_XMC_XMPFSR_SX_MASK ((uint32_t)0x00000008u)
- #define CSL_XMC_XMPFSR_SX_SHIFT ((uint32_t)0x00000003u)
- #define CSL_XMC_XMPFSR_SX_RESETVAL ((uint32_t)0x00000000u)
- #define CSL_XMC_XMPFSR_UR_MASK ((uint32_t)0x00000004u)
- #define CSL_XMC_XMPFSR_UR_SHIFT ((uint32_t)0x00000002u)
- #define CSL_XMC_XMPFSR_UR_RESETVAL ((uint32_t)0x00000000u)
- #define CSL_XMC_XMPFSR_UW_MASK ((uint32_t)0x00000002u)
- #define CSL_XMC_XMPFSR_UW_SHIFT ((uint32_t)0x00000001u)
- #define CSL_XMC_XMPFSR_UW_RESETVAL ((uint32_t)0x00000000u)
- #define CSL_XMC_XMPFSR_UX_MASK ((uint32_t)0x00000001u)
- #define CSL_XMC_XMPFSR_UX_SHIFT ((uint32_t)0x00000000u)
- #define CSL_XMC_XMPFSR_UX_RESETVAL ((uint32_t)0x00000000u)
- #define CSL_XMC_XMPFSR_RESETVAL ((uint32_t)0x00000000u)
- /* XMPFCR */
- #define CSL_XMC_XMPFCR_MPFCLR_MASK ((uint32_t)0x00000001u)
- #define CSL_XMC_XMPFCR_MPFCLR_SHIFT ((uint32_t)0x00000000u)
- #define CSL_XMC_XMPFCR_MPFCLR_RESETVAL ((uint32_t)0x00000000u)
- #define CSL_XMC_XMPFCR_RESETVAL ((uint32_t)0x00000000u)
- /* MDMAARBX */
- #define CSL_XMC_MDMAARBX_PRI_MASK ((uint32_t)0x00070000u)
- #define CSL_XMC_MDMAARBX_PRI_SHIFT ((uint32_t)0x00000010u)
- #define CSL_XMC_MDMAARBX_PRI_RESETVAL ((uint32_t)0x00000007u)
- #define CSL_XMC_MDMAARBX_RESETVAL ((uint32_t)0x00070000u)
- /* XPFCMD */
- #define CSL_XMC_XPFCMD_ACRST_MASK ((uint32_t)0x00000010u)
- #define CSL_XMC_XPFCMD_ACRST_SHIFT ((uint32_t)0x00000004u)
- #define CSL_XMC_XPFCMD_ACRST_RESETVAL ((uint32_t)0x00000000u)
- #define CSL_XMC_XPFCMD_ACEN_MASK ((uint32_t)0x0000000Cu)
- #define CSL_XMC_XPFCMD_ACEN_SHIFT ((uint32_t)0x00000002u)
- #define CSL_XMC_XPFCMD_ACEN_RESETVAL ((uint32_t)0x00000000u)
- #define CSL_XMC_XPFCMD_ACENL_MASK ((uint32_t)0x00000002u)
- #define CSL_XMC_XPFCMD_ACENL_SHIFT ((uint32_t)0x00000001u)
- #define CSL_XMC_XPFCMD_ACENL_RESETVAL ((uint32_t)0x00000000u)
- #define CSL_XMC_XPFCMD_INV_MASK ((uint32_t)0x00000001u)
- #define CSL_XMC_XPFCMD_INV_SHIFT ((uint32_t)0x00000000u)
- #define CSL_XMC_XPFCMD_INV_RESETVAL ((uint32_t)0x00000000u)
- #define CSL_XMC_XPFCMD_RESETVAL ((uint32_t)0x00000000u)
- /* XPFACS */
- #define CSL_XMC_XPFACS_ACEN_MASK ((uint32_t)0x0000000Cu)
- #define CSL_XMC_XPFACS_ACEN_SHIFT ((uint32_t)0x00000002u)
- #define CSL_XMC_XPFACS_ACEN_RESETVAL ((uint32_t)0x00000000u)
- #define CSL_XMC_XPFACS_RESETVAL ((uint32_t)0x00000000u)
- /* XPFAC0 */
- #define CSL_XMC_XPFAC0_SENT_MASK ((uint32_t)0x000FFFFFu)
- #define CSL_XMC_XPFAC0_SENT_SHIFT ((uint32_t)0x00000000u)
- #define CSL_XMC_XPFAC0_SENT_RESETVAL ((uint32_t)0x00000000u)
- #define CSL_XMC_XPFAC0_RESETVAL ((uint32_t)0x00000000u)
- /* XPFAC1 */
- #define CSL_XMC_XPFAC1_CANCELED_MASK ((uint32_t)0x000FFFFFu)
- #define CSL_XMC_XPFAC1_CANCELED_SHIFT ((uint32_t)0x00000000u)
- #define CSL_XMC_XPFAC1_CANCELED_RESETVAL ((uint32_t)0x00000000u)
- #define CSL_XMC_XPFAC1_RESETVAL ((uint32_t)0x00000000u)
- /* XPFAC2 */
- #define CSL_XMC_XPFAC2_HIT_MASK ((uint32_t)0x000FFFFFu)
- #define CSL_XMC_XPFAC2_HIT_SHIFT ((uint32_t)0x00000000u)
- #define CSL_XMC_XPFAC2_HIT_RESETVAL ((uint32_t)0x00000000u)
- #define CSL_XMC_XPFAC2_RESETVAL ((uint32_t)0x00000000u)
- /* XPFAC3 */
- #define CSL_XMC_XPFAC3_MISS_MASK ((uint32_t)0x000FFFFFu)
- #define CSL_XMC_XPFAC3_MISS_SHIFT ((uint32_t)0x00000000u)
- #define CSL_XMC_XPFAC3_MISS_RESETVAL ((uint32_t)0x00000000u)
- #define CSL_XMC_XPFAC3_RESETVAL ((uint32_t)0x00000000u)
- /* XPFADDR */
- #define CSL_XMC_XPFADDR_ADDR_MASK ((uint32_t)0xFFFFFF80u)
- #define CSL_XMC_XPFADDR_ADDR_SHIFT ((uint32_t)0x00000007u)
- #define CSL_XMC_XPFADDR_ADDR_RESETVAL ((uint32_t)0x00000000u)
- #define CSL_XMC_XPFADDR_DIR_MASK ((uint32_t)0x00000040u)
- #define CSL_XMC_XPFADDR_DIR_SHIFT ((uint32_t)0x00000006u)
- #define CSL_XMC_XPFADDR_DIR_RESETVAL ((uint32_t)0x00000000u)
- #define CSL_XMC_XPFADDR_DPH_MASK ((uint32_t)0x00000020u)
- #define CSL_XMC_XPFADDR_DPH_SHIFT ((uint32_t)0x00000005u)
- #define CSL_XMC_XPFADDR_DPH_RESETVAL ((uint32_t)0x00000000u)
- #define CSL_XMC_XPFADDR_DVH_MASK ((uint32_t)0x00000010u)
- #define CSL_XMC_XPFADDR_DVH_SHIFT ((uint32_t)0x00000004u)
- #define CSL_XMC_XPFADDR_DVH_RESETVAL ((uint32_t)0x00000000u)
- #define CSL_XMC_XPFADDR_AVH_MASK ((uint32_t)0x00000008u)
- #define CSL_XMC_XPFADDR_AVH_SHIFT ((uint32_t)0x00000003u)
- #define CSL_XMC_XPFADDR_AVH_RESETVAL ((uint32_t)0x00000000u)
- #define CSL_XMC_XPFADDR_DPL_MASK ((uint32_t)0x00000004u)
- #define CSL_XMC_XPFADDR_DPL_SHIFT ((uint32_t)0x00000002u)
- #define CSL_XMC_XPFADDR_DPL_RESETVAL ((uint32_t)0x00000000u)
- #define CSL_XMC_XPFADDR_DVL_MASK ((uint32_t)0x00000002u)
- #define CSL_XMC_XPFADDR_DVL_SHIFT ((uint32_t)0x00000001u)
- #define CSL_XMC_XPFADDR_DVL_RESETVAL ((uint32_t)0x00000000u)
- #define CSL_XMC_XPFADDR_AVL_MASK ((uint32_t)0x00000001u)
- #define CSL_XMC_XPFADDR_AVL_SHIFT ((uint32_t)0x00000000u)
- #define CSL_XMC_XPFADDR_AVL_RESETVAL ((uint32_t)0x00000000u)
- #define CSL_XMC_XPFADDR_RESETVAL ((uint32_t)0x00000000u)
- #endif
|