8516
/
Test


			
							12345678910111213141516171819202122232425262728293031323334353637383940414243444546474849505152535455565758596061626364656667686970717273747576777879808182838485868788899091929394959697989910010110210310410510610710810911011111211311411511611711811912012112212312412512612712812913013113213313413513613713813914014114214314414514614714814915015115215315415515615715815916016116216316416516616716816917017117217317417517617717817918018118218318418518618718818919019119219319419519619719819920020120220320420520620720820921021121221321421521621721821922022122222322422522622722822923023123223323423523623723823924024124224324424524624724824925025125225325425525625725825926026126226326426526626726826927027127227327427527627727827928028128228328428528628728828929029129229329429529629729829930030130230330430530630730830931031131231331431531631731831932032132232332432532632732832933033133233333433533633733833934034134234334434534634734834935035135235335435535635735835936036136236336436536636736836937037137237337437537637737837938038138238338438538638738838939039139239339439539639739839940040140240340440540640740840941041141241341441541641741841942042142242342442542642742842943043143243343443543643743843944044144244344444544644744844945045145245345445545645745845946046146246346446546646746846947047147247347447547647747847948048148248348448548648748848949049149249349449549649749849950050150250350450550650750850951051151251351451551651751851952052152252352452552652752852953053153253353453553653753853954054154254354454554654754854955055155255355455555655755855956056156256356456556656756856957057157257357457557657757857958058158258358458558658758858959059159259359459559659759859960060160260360460560660760860961061161261361461561661761861962062162262362462562662762862963063163263363463563663763863964064164264364464564664764864965065165265365465565665765865966066166266366466566666766866967067167267367467567667767867968068168268368468568668768868969069169269369469569669769869970070170270370470570670770870971071171271371471571671771871972072172272372472572672772872973073173273373473573673773873974074174274374474574674774874975075175275375475575675775875976076176276376476576676776876977077177277377477577677777877978078178278378478578678778878979079179279379479579679779879980080180280380480580680780880981081181281381481581681781881982082182282382482582682782882983083183283383483583683783883984084184284384484584684784884985085185285385485585685785885986086186286386486586686786886987087187287387487587687787887988088188288388488588688788888989089189289389489589689789889990090190290390490590690790890991091191291391491591691791891992092192292392492592692792892993093193293393493593693793893994094194294394494594694794894995095195295395495595695795895996096196296396496596696796896997097197297397497597697797897998098198298398498598698798898999099199299399499599699799899910001001100210031004100510061007100810091010101110121013101410151016101710181019102010211022102310241025102610271028102910301031103210331034103510361037103810391040104110421043104410451046104710481049105010511052105310541055105610571058105910601061106210631064106510661067106810691070107110721073107410751076107710781079108010811082108310841085108610871088108910901091109210931094109510961097109810991100110111021103110411051106110711081109111011111112111311141115111611171118111911201121112211231124112511261127112811291130113111321133113411351136113711381139114011411142114311441145114611471148114911501151115211531154115511561157115811591160116111621163116411651166116711681169117011711172117311741175117611771178117911801181118211831184118511861187118811891190119111921193119411951196119711981199120012011202120312041205120612071208120912101211121212131214121512161217121812191220122112221223122412251226122712281229123012311232123312341235123612371238123912401241124212431244124512461247124812491250125112521253125412551256125712581259126012611262126312641265126612671268126912701271127212731274127512761277127812791280128112821283128412851286128712881289129012911292129312941295129612971298129913001301130213031304130513061307130813091310131113121313131413151316131713181319132013211322132313241325132613271328132913301331133213331334133513361337133813391340134113421343134413451346134713481349135013511352135313541355135613571358135913601361136213631364136513661367136813691370137113721373137413751376137713781379138013811382138313841385138613871388138913901391139213931394139513961397139813991400140114021403140414051406140714081409141014111412141314141415141614171418141914201421142214231424142514261427142814291430143114321433143414351436143714381439144014411442144314441445144614471448144914501451145214531454145514561457145814591460146114621463146414651466146714681469147014711472147314741475147614771478147914801481148214831484148514861487148814891490149114921493149414951496149714981499150015011502150315041505150615071508150915101511151215131514151515161517151815191520152115221523152415251526152715281529153015311532153315341535153615371538153915401541154215431544154515461547154815491550155115521553155415551556155715581559156015611562156315641565156615671568156915701571157215731574157515761577157815791580158115821583158415851586158715881589159015911592159315941595159615971598159916001601160216031604160516061607160816091610161116121613161416151616161716181619162016211622162316241625162616271628162916301631163216331634163516361637163816391640164116421643164416451646164716481649165016511652165316541655165616571658165916601661166216631664166516661667166816691670167116721673167416751676167716781679168016811682168316841685168616871688168916901691169216931694169516961697169816991700170117021703170417051706170717081709171017111712171317141715171617171718171917201721172217231724172517261727172817291730173117321733173417351736173717381739174017411742174317441745174617471748174917501751175217531754175517561757175817591760176117621763176417651766176717681769177017711772177317741775177617771778177917801781178217831784178517861787178817891790179117921793179417951796179717981799180018011802180318041805180618071808180918101811181218131814181518161817181818191820182118221823182418251826182718281829183018311832183318341835183618371838183918401841184218431844184518461847184818491850185118521853185418551856185718581859186018611862186318641865186618671868186918701871187218731874187518761877187818791880188118821883188418851886188718881889189018911892189318941895189618971898189919001901190219031904190519061907190819091910191119121913191419151916191719181919192019211922192319241925192619271928192919301931193219331934193519361937193819391940194119421943194419451946194719481949195019511952195319541955195619571958195919601961196219631964196519661967196819691970197119721973197419751976197719781979198019811982198319841985198619871988198919901991199219931994199519961997199819992000200120022003200420052006200720082009201020112012201320142015201620172018201920202021202220232024202520262027202820292030203120322033203420352036203720382039204020412042204320442045204620472048204920502051205220532054205520562057205820592060206120622063206420652066206720682069207020712072207320742075207620772078207920802081208220832084208520862087208820892090209120922093209420952096209720982099210021012102210321042105210621072108210921102111211221132114211521162117211821192120212121222123212421252126212721282129213021312132213321342135213621372138213921402141214221432144214521462147214821492150215121522153215421552156215721582159216021612162216321642165216621672168216921702171217221732174217521762177217821792180218121822183218421852186218721882189219021912192219321942195219621972198219922002201220222032204220522062207220822092210221122122213221422152216221722182219222022212222222322242225222622272228222922302231223222332234223522362237223822392240224122422243224422452246224722482249225022512252225322542255225622572258225922602261226222632264226522662267226822692270227122722273227422752276227722782279228022812282228322842285228622872288228922902291229222932294229522962297229822992300230123022303230423052306230723082309231023112312231323142315231623172318231923202321232223232324232523262327232823292330233123322333233423352336233723382339234023412342234323442345234623472348234923502351235223532354235523562357235823592360236123622363236423652366236723682369237023712372237323742375237623772378237923802381238223832384238523862387238823892390239123922393239423952396239723982399240024012402240324042405240624072408240924102411241224132414241524162417241824192420242124222423242424252426242724282429243024312432243324342435243624372438243924402441244224432444244524462447244824492450245124522453245424552456245724582459246024612462246324642465246624672468246924702471247224732474247524762477247824792480248124822483248424852486248724882489249024912492249324942495249624972498249925002501250225032504250525062507250825092510251125122513251425152516251725182519252025212522252325242525252625272528252925302531253225332534253525362537253825392540254125422543254425452546254725482549255025512552255325542555255625572558255925602561256225632564256525662567256825692570257125722573257425752576257725782579258025812582258325842585258625872588258925902591259225932594259525962597259825992600260126022603260426052606260726082609261026112612261326142615261626172618261926202621262226232624262526262627262826292630263126322633263426352636263726382639264026412642264326442645264626472648264926502651265226532654265526562657265826592660266126622663266426652666266726682669267026712672267326742675267626772678267926802681268226832684268526862687268826892690269126922693269426952696269726982699270027012702270327042705270627072708270927102711271227132714271527162717271827192720272127222723272427252726272727282729273027312732273327342735273627372738273927402741274227432744274527462747274827492750275127522753275427552756275727582759276027612762276327642765276627672768276927702771277227732774277527762777277827792780278127822783278427852786278727882789279027912792279327942795279627972798279928002801280228032804280528062807280828092810281128122813281428152816281728182819282028212822282328242825282628272828282928302831283228332834283528362837283828392840284128422843284428452846284728482849285028512852285328542855285628572858285928602861286228632864286528662867286828692870287128722873287428752876287728782879288028812882288328842885288628872888288928902891289228932894289528962897289828992900290129022903290429052906290729082909291029112912291329142915291629172918291929202921292229232924292529262927292829292930293129322933293429352936293729382939294029412942294329442945294629472948294929502951295229532954295529562957295829592960296129622963296429652966296729682969297029712972297329742975297629772978297929802981298229832984298529862987298829892990299129922993299429952996299729982999300030013002300330043005300630073008300930103011301230133014301530163017301830193020302130223023302430253026302730283029303030313032303330343035303630373038303930403041304230433044304530463047304830493050305130523053305430553056305730583059306030613062306330643065306630673068306930703071307230733074307530763077307830793080308130823083308430853086308730883089309030913092309330943095309630973098309931003101310231033104310531063107310831093110311131123113311431153116311731183119312031213122312331243125312631273128312931303131313231333134313531363137313831393140314131423143314431453146314731483149315031513152315331543155315631573158315931603161316231633164316531663167316831693170317131723173317431753176317731783179318031813182318331843185318631873188318931903191319231933194319531963197319831993200320132023203320432053206320732083209321032113212321332143215321632173218321932203221322232233224322532263227322832293230323132323233323432353236323732383239324032413242324332443245324632473248324932503251325232533254325532563257325832593260326132623263326432653266326732683269327032713272327332743275327632773278327932803281328232833284328532863287328832893290329132923293329432953296329732983299330033013302330333043305330633073308330933103311331233133314331533163317331833193320332133223323332433253326332733283329333033313332333333343335333633373338333933403341334233433344334533463347334833493350335133523353335433553356335733583359336033613362336333643365336633673368336933703371337233733374337533763377337833793380338133823383338433853386338733883389339033913392339333943395339633973398339934003401340234033404340534063407340834093410341134123413341434153416341734183419342034213422342334243425342634273428342934303431343234333434343534363437343834393440344134423443344434453446344734483449345034513452345334543455345634573458345934603461346234633464346534663467346834693470347134723473347434753476347734783479348034813482348334843485348634873488348934903491349234933494349534963497349834993500350135023503350435053506350735083509351035113512351335143515351635173518351935203521352235233524352535263527352835293530353135323533353435353536353735383539354035413542354335443545354635473548354935503551355235533554355535563557355835593560356135623563356435653566356735683569357035713572357335743575357635773578357935803581358235833584358535863587358835893590359135923593359435953596359735983599360036013602360336043605360636073608360936103611361236133614361536163617361836193620362136223623362436253626362736283629363036313632363336343635363636373638363936403641364236433644364536463647364836493650365136523653365436553656365736583659366036613662366336643665366636673668366936703671367236733674367536763677367836793680368136823683368436853686368736883689369036913692369336943695369636973698369937003701370237033704370537063707370837093710371137123713371437153716371737183719372037213722372337243725372637273728372937303731373237333734373537363737373837393740374137423743374437453746374737483749375037513752375337543755375637573758375937603761376237633764376537663767376837693770377137723773377437753776377737783779378037813782
							/********************************************************************
 * Copyright (C) 2013-2014 Texas Instruments Incorporated.
 *
 *  Redistribution and use in source and binary forms, with or without
 *  modification, are permitted provided that the following conditions
 *  are met:
 *
 *    Redistributions of source code must retain the above copyright
 *    notice, this list of conditions and the following disclaimer.
 *
 *    Redistributions in binary form must reproduce the above copyright
 *    notice, this list of conditions and the following disclaimer in the
 *    documentation and/or other materials provided with the
 *    distribution.
 *
 *    Neither the name of Texas Instruments Incorporated nor the names of
 *    its contributors may be used to endorse or promote products derived
 *    from this software without specific prior written permission.
 *
 *  THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS
 *  "AS IS" AND ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT
 *  LIMITED TO, THE IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR
 *  A PARTICULAR PURPOSE ARE DISCLAIMED. IN NO EVENT SHALL THE COPYRIGHT
 *  OWNER OR CONTRIBUTORS BE LIABLE FOR ANY DIRECT, INDIRECT, INCIDENTAL,
 *  SPECIAL, EXEMPLARY, OR CONSEQUENTIAL DAMAGES (INCLUDING, BUT NOT
 *  LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS OR SERVICES; LOSS OF USE,
 *  DATA, OR PROFITS; OR BUSINESS INTERRUPTION) HOWEVER CAUSED AND ON ANY
 *  THEORY OF LIABILITY, WHETHER IN CONTRACT, STRICT LIABILITY, OR TORT
 *  (INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY OUT OF THE USE
 *  OF THIS SOFTWARE, EVEN IF ADVISED OF THE POSSIBILITY OF SUCH DAMAGE.
 *
*/
#ifndef CSLR_WUGENMPU_H_
#define CSLR_WUGENMPU_H_

#ifdef __cplusplus
extern "C"
{
#endif
#include <ti/csl/cslr.h>
#include <ti/csl/tistdtypes.h>


/**************************************************************************
* Register Overlay Structure for __ALL__
**************************************************************************/
typedef struct {
    volatile Uint32 WKG_CONTROL_0;
    volatile Uint8  RSVD0[12];
    volatile Uint32 WKG_ENB_A_0;
    volatile Uint32 WKG_ENB_B_0;
    volatile Uint32 WKG_ENB_C_0;
    volatile Uint32 WKG_ENB_D_0;
    volatile Uint32 WKG_ENB_E_0;
    volatile Uint32 WKG_ENB_SECURE_A_0;
    volatile Uint32 WKG_ENB_SECURE_B_0;
    volatile Uint32 WKG_ENB_SECURE_C_0;
    volatile Uint32 WKG_ENB_SECURE_D_0;
    volatile Uint32 WKG_ENB_SECURE_E_0;
    volatile Uint8  RSVD1[968];
    volatile Uint32 WKG_CONTROL_1;
    volatile Uint8  RSVD2[12];
    volatile Uint32 WKG_ENB_A_1;
    volatile Uint32 WKG_ENB_B_1;
    volatile Uint32 WKG_ENB_C_1;
    volatile Uint32 WKG_ENB_D_1;
    volatile Uint32 WKG_ENB_E_1;
    volatile Uint32 WKG_ENB_SECURE_A_1;
    volatile Uint32 WKG_ENB_SECURE_B_1;
    volatile Uint32 WKG_ENB_SECURE_C_1;
    volatile Uint32 WKG_ENB_SECURE_D_1;
    volatile Uint32 WKG_ENB_SECURE_E_1;
    volatile Uint8  RSVD3[968];
    volatile Uint32 AUX_CORE_BOOT_0;
    volatile Uint32 AUX_CORE_BOOT_1;
    volatile Uint32 STM_HWEVENTS_INV;
    volatile Uint32 AMBA_IF_MODE;
    volatile Uint8  RSVD4[1008];
    volatile Uint32 PTMSYNCREQ_MASK;
    volatile Uint32 PTMSYNCREQ_EN;
    volatile Uint32 TIMESTAMPCYCLELO;
    volatile Uint32 TIMESTAMPCYCLEHI;
} CSL_WugenMpuRegs;


/**************************************************************************
* Register Macros
**************************************************************************/

/* WakeUpGen Control and Status Register for CPU0 */
#define CSL_WUGENMPU_WKG_CONTROL_0                              (0x0U)

/* WKG_ENB_A_0 */
#define CSL_WUGENMPU_WKG_ENB_A_0                                (0x10U)

/* WKG_ENB_B_0 */
#define CSL_WUGENMPU_WKG_ENB_B_0                                (0x14U)

/* WKG_ENB_C_0 */
#define CSL_WUGENMPU_WKG_ENB_C_0                                (0x18U)

/* WKG_ENB_D_0 */
#define CSL_WUGENMPU_WKG_ENB_D_0                                (0x1CU)

/* WKG_ENB_E_0 */
#define CSL_WUGENMPU_WKG_ENB_E_0                                (0x20U)

/* WKG_ENB_SECURE_A_0 */
#define CSL_WUGENMPU_WKG_ENB_SECURE_A_0                         (0x24U)

/* WKG_ENB_SECURE_B_0 */
#define CSL_WUGENMPU_WKG_ENB_SECURE_B_0                         (0x28U)

/* WKG_ENB_SECURE_C_0 */
#define CSL_WUGENMPU_WKG_ENB_SECURE_C_0                         (0x2CU)

/* WKG_ENB_SECURE_D_0 */
#define CSL_WUGENMPU_WKG_ENB_SECURE_D_0                         (0x30U)

/* WKG_ENB_SECURE_E_0 */
#define CSL_WUGENMPU_WKG_ENB_SECURE_E_0                         (0x34U)

/* WakeUpGen Control and Status Register for CPU1 */
#define CSL_WUGENMPU_WKG_CONTROL_1                              (0x400U)

/* WKG_ENB_A_1 */
#define CSL_WUGENMPU_WKG_ENB_A_1                                (0x410U)

/* WKG_ENB_B_1 */
#define CSL_WUGENMPU_WKG_ENB_B_1                                (0x414U)

/* WKG_ENB_C_1 */
#define CSL_WUGENMPU_WKG_ENB_C_1                                (0x418U)

/* WKG_ENB_D_1 */
#define CSL_WUGENMPU_WKG_ENB_D_1                                (0x41CU)

/* WKG_ENB_E_1 */
#define CSL_WUGENMPU_WKG_ENB_E_1                                (0x420U)

/* WKG_ENB_SECURE_A_1 */
#define CSL_WUGENMPU_WKG_ENB_SECURE_A_1                         (0x424U)

/* WKG_ENB_SECURE_B_1 */
#define CSL_WUGENMPU_WKG_ENB_SECURE_B_1                         (0x428U)

/* WKG_ENB_SECURE_C_1 */
#define CSL_WUGENMPU_WKG_ENB_SECURE_C_1                         (0x42CU)

/* WKG_ENB_SECURE_D_1 */
#define CSL_WUGENMPU_WKG_ENB_SECURE_D_1                         (0x430U)

/* WKG_ENB_SECURE_E_1 */
#define CSL_WUGENMPU_WKG_ENB_SECURE_E_1                         (0x434U)

/* AUX_CORE_BOOT_0 */
#define CSL_WUGENMPU_AUX_CORE_BOOT_0                            (0x800U)

/* AUX_CORE_BOOT_1 */
#define CSL_WUGENMPU_AUX_CORE_BOOT_1                            (0x804U)

/* to give programmable control of inverting or not inverting PO_HW_DBG_OUT
 * going to HWEVENTS[31:0] input of STM */
#define CSL_WUGENMPU_STM_HWEVENTS_INV                           (0x808U)

/* The AMBA_IF_MODE register controls the eagle interface tieoff values for
 * BI,BO,BCM and SBD. It also has APB_FENCE_DIS which can be used to disable
 * the APB fencing logic and get same behavior as in OMAP4. This register is
 * located in MPU AON domain and is reset by MPU_AON_RSTN. */
#define CSL_WUGENMPU_AMBA_IF_MODE                               (0x80CU)

/* PTMSYNCREQ_MASK */
#define CSL_WUGENMPU_PTMSYNCREQ_MASK                            (0xC00U)

/* PTMSYNCREQ_EN */
#define CSL_WUGENMPU_PTMSYNCREQ_EN                              (0xC04U)

/* TIMESTAMPCYCLELO */
#define CSL_WUGENMPU_TIMESTAMPCYCLELO                           (0xC08U)

/* TIMESTAMPCYCLEHI */
#define CSL_WUGENMPU_TIMESTAMPCYCLEHI                           (0xC0CU)


/**************************************************************************
* Field Definition Macros
**************************************************************************/

/* WKG_CONTROL_0 */

#define CSL_WUGENMPU_WKG_CONTROL_0_STANDBYWFI_MASK              (0x00000100U)
#define CSL_WUGENMPU_WKG_CONTROL_0_STANDBYWFI_SHIFT             (8U)
#define CSL_WUGENMPU_WKG_CONTROL_0_STANDBYWFI_RESETVAL          (0x00000000U)
#define CSL_WUGENMPU_WKG_CONTROL_0_STANDBYWFI_MAX               (0x00000001U)

#define CSL_WUGENMPU_WKG_CONTROL_0_STANDBYWFE_MASK              (0x00000200U)
#define CSL_WUGENMPU_WKG_CONTROL_0_STANDBYWFE_SHIFT             (9U)
#define CSL_WUGENMPU_WKG_CONTROL_0_STANDBYWFE_RESETVAL          (0x00000000U)
#define CSL_WUGENMPU_WKG_CONTROL_0_STANDBYWFE_MAX               (0x00000001U)

#define CSL_WUGENMPU_WKG_CONTROL_0_EVENTO_MASK                  (0x00000400U)
#define CSL_WUGENMPU_WKG_CONTROL_0_EVENTO_SHIFT                 (10U)
#define CSL_WUGENMPU_WKG_CONTROL_0_EVENTO_RESETVAL              (0x00000000U)
#define CSL_WUGENMPU_WKG_CONTROL_0_EVENTO_MAX                   (0x00000001U)

#define CSL_WUGENMPU_WKG_CONTROL_0_MPU_COLD_RESET_MASK          (0x00002000U)
#define CSL_WUGENMPU_WKG_CONTROL_0_MPU_COLD_RESET_SHIFT         (13U)
#define CSL_WUGENMPU_WKG_CONTROL_0_MPU_COLD_RESET_RESETVAL      (0x00000000U)
#define CSL_WUGENMPU_WKG_CONTROL_0_MPU_COLD_RESET_MAX           (0x00000001U)

#define CSL_WUGENMPU_WKG_CONTROL_0_MPU_WARM_RESET_MASK          (0x00004000U)
#define CSL_WUGENMPU_WKG_CONTROL_0_MPU_WARM_RESET_SHIFT         (14U)
#define CSL_WUGENMPU_WKG_CONTROL_0_MPU_WARM_RESET_RESETVAL      (0x00000000U)
#define CSL_WUGENMPU_WKG_CONTROL_0_MPU_WARM_RESET_MAX           (0x00000001U)

#define CSL_WUGENMPU_WKG_CONTROL_0_DOMAINRESET_MASK             (0x00008000U)
#define CSL_WUGENMPU_WKG_CONTROL_0_DOMAINRESET_SHIFT            (15U)
#define CSL_WUGENMPU_WKG_CONTROL_0_DOMAINRESET_RESETVAL         (0x00000000U)
#define CSL_WUGENMPU_WKG_CONTROL_0_DOMAINRESET_MAX              (0x00000001U)

#define CSL_WUGENMPU_WKG_CONTROL_0_RESETVAL                     (0x00000000U)

/* WKG_ENB_A_0 */

#define CSL_WUGENMPU_WKG_ENB_A_0_WKG_ENB_FOR_INTR0_MASK         (0x00000001U)
#define CSL_WUGENMPU_WKG_ENB_A_0_WKG_ENB_FOR_INTR0_SHIFT        (0U)
#define CSL_WUGENMPU_WKG_ENB_A_0_WKG_ENB_FOR_INTR0_RESETVAL     (0x00000001U)
#define CSL_WUGENMPU_WKG_ENB_A_0_WKG_ENB_FOR_INTR0_MAX          (0x00000001U)

#define CSL_WUGENMPU_WKG_ENB_A_0_WKG_ENB_FOR_INTR1_MASK         (0x00000002U)
#define CSL_WUGENMPU_WKG_ENB_A_0_WKG_ENB_FOR_INTR1_SHIFT        (1U)
#define CSL_WUGENMPU_WKG_ENB_A_0_WKG_ENB_FOR_INTR1_RESETVAL     (0x00000001U)
#define CSL_WUGENMPU_WKG_ENB_A_0_WKG_ENB_FOR_INTR1_MAX          (0x00000001U)

#define CSL_WUGENMPU_WKG_ENB_A_0_WKG_ENB_FOR_INTR2_MASK         (0x00000004U)
#define CSL_WUGENMPU_WKG_ENB_A_0_WKG_ENB_FOR_INTR2_SHIFT        (2U)
#define CSL_WUGENMPU_WKG_ENB_A_0_WKG_ENB_FOR_INTR2_RESETVAL     (0x00000001U)
#define CSL_WUGENMPU_WKG_ENB_A_0_WKG_ENB_FOR_INTR2_MAX          (0x00000001U)

#define CSL_WUGENMPU_WKG_ENB_A_0_WKG_ENB_FOR_INTR3_MASK         (0x00000008U)
#define CSL_WUGENMPU_WKG_ENB_A_0_WKG_ENB_FOR_INTR3_SHIFT        (3U)
#define CSL_WUGENMPU_WKG_ENB_A_0_WKG_ENB_FOR_INTR3_RESETVAL     (0x00000001U)
#define CSL_WUGENMPU_WKG_ENB_A_0_WKG_ENB_FOR_INTR3_MAX          (0x00000001U)

#define CSL_WUGENMPU_WKG_ENB_A_0_WKG_ENB_FOR_INTR4_MASK         (0x00000010U)
#define CSL_WUGENMPU_WKG_ENB_A_0_WKG_ENB_FOR_INTR4_SHIFT        (4U)
#define CSL_WUGENMPU_WKG_ENB_A_0_WKG_ENB_FOR_INTR4_RESETVAL     (0x00000001U)
#define CSL_WUGENMPU_WKG_ENB_A_0_WKG_ENB_FOR_INTR4_MAX          (0x00000001U)

#define CSL_WUGENMPU_WKG_ENB_A_0_WKG_ENB_FOR_INTR5_MASK         (0x00000020U)
#define CSL_WUGENMPU_WKG_ENB_A_0_WKG_ENB_FOR_INTR5_SHIFT        (5U)
#define CSL_WUGENMPU_WKG_ENB_A_0_WKG_ENB_FOR_INTR5_RESETVAL     (0x00000001U)
#define CSL_WUGENMPU_WKG_ENB_A_0_WKG_ENB_FOR_INTR5_MAX          (0x00000001U)

#define CSL_WUGENMPU_WKG_ENB_A_0_WKG_ENB_FOR_INTR6_MASK         (0x00000040U)
#define CSL_WUGENMPU_WKG_ENB_A_0_WKG_ENB_FOR_INTR6_SHIFT        (6U)
#define CSL_WUGENMPU_WKG_ENB_A_0_WKG_ENB_FOR_INTR6_RESETVAL     (0x00000001U)
#define CSL_WUGENMPU_WKG_ENB_A_0_WKG_ENB_FOR_INTR6_MAX          (0x00000001U)

#define CSL_WUGENMPU_WKG_ENB_A_0_WKG_ENB_FOR_INTR7_MASK         (0x00000080U)
#define CSL_WUGENMPU_WKG_ENB_A_0_WKG_ENB_FOR_INTR7_SHIFT        (7U)
#define CSL_WUGENMPU_WKG_ENB_A_0_WKG_ENB_FOR_INTR7_RESETVAL     (0x00000001U)
#define CSL_WUGENMPU_WKG_ENB_A_0_WKG_ENB_FOR_INTR7_MAX          (0x00000001U)

#define CSL_WUGENMPU_WKG_ENB_A_0_WKG_ENB_FOR_INTR8_MASK         (0x00000100U)
#define CSL_WUGENMPU_WKG_ENB_A_0_WKG_ENB_FOR_INTR8_SHIFT        (8U)
#define CSL_WUGENMPU_WKG_ENB_A_0_WKG_ENB_FOR_INTR8_RESETVAL     (0x00000000U)
#define CSL_WUGENMPU_WKG_ENB_A_0_WKG_ENB_FOR_INTR8_MAX          (0x00000001U)

#define CSL_WUGENMPU_WKG_ENB_A_0_WKG_ENB_FOR_INTR9_MASK         (0x00000200U)
#define CSL_WUGENMPU_WKG_ENB_A_0_WKG_ENB_FOR_INTR9_SHIFT        (9U)
#define CSL_WUGENMPU_WKG_ENB_A_0_WKG_ENB_FOR_INTR9_RESETVAL     (0x00000001U)
#define CSL_WUGENMPU_WKG_ENB_A_0_WKG_ENB_FOR_INTR9_MAX          (0x00000001U)

#define CSL_WUGENMPU_WKG_ENB_A_0_WKG_ENB_FOR_INTR10_MASK        (0x00000400U)
#define CSL_WUGENMPU_WKG_ENB_A_0_WKG_ENB_FOR_INTR10_SHIFT       (10U)
#define CSL_WUGENMPU_WKG_ENB_A_0_WKG_ENB_FOR_INTR10_RESETVAL    (0x00000001U)
#define CSL_WUGENMPU_WKG_ENB_A_0_WKG_ENB_FOR_INTR10_MAX         (0x00000001U)

#define CSL_WUGENMPU_WKG_ENB_A_0_WKG_ENB_FOR_INTR11_MASK        (0x00000800U)
#define CSL_WUGENMPU_WKG_ENB_A_0_WKG_ENB_FOR_INTR11_SHIFT       (11U)
#define CSL_WUGENMPU_WKG_ENB_A_0_WKG_ENB_FOR_INTR11_RESETVAL    (0x00000001U)
#define CSL_WUGENMPU_WKG_ENB_A_0_WKG_ENB_FOR_INTR11_MAX         (0x00000001U)

#define CSL_WUGENMPU_WKG_ENB_A_0_WKG_ENB_FOR_INTR12_MASK        (0x00001000U)
#define CSL_WUGENMPU_WKG_ENB_A_0_WKG_ENB_FOR_INTR12_SHIFT       (12U)
#define CSL_WUGENMPU_WKG_ENB_A_0_WKG_ENB_FOR_INTR12_RESETVAL    (0x00000001U)
#define CSL_WUGENMPU_WKG_ENB_A_0_WKG_ENB_FOR_INTR12_MAX         (0x00000001U)

#define CSL_WUGENMPU_WKG_ENB_A_0_WKG_ENB_FOR_INTR13_MASK        (0x00002000U)
#define CSL_WUGENMPU_WKG_ENB_A_0_WKG_ENB_FOR_INTR13_SHIFT       (13U)
#define CSL_WUGENMPU_WKG_ENB_A_0_WKG_ENB_FOR_INTR13_RESETVAL    (0x00000001U)
#define CSL_WUGENMPU_WKG_ENB_A_0_WKG_ENB_FOR_INTR13_MAX         (0x00000001U)

#define CSL_WUGENMPU_WKG_ENB_A_0_WKG_ENB_FOR_INTR14_MASK        (0x00004000U)
#define CSL_WUGENMPU_WKG_ENB_A_0_WKG_ENB_FOR_INTR14_SHIFT       (14U)
#define CSL_WUGENMPU_WKG_ENB_A_0_WKG_ENB_FOR_INTR14_RESETVAL    (0x00000001U)
#define CSL_WUGENMPU_WKG_ENB_A_0_WKG_ENB_FOR_INTR14_MAX         (0x00000001U)

#define CSL_WUGENMPU_WKG_ENB_A_0_WKG_ENB_FOR_INTR15_MASK        (0x00008000U)
#define CSL_WUGENMPU_WKG_ENB_A_0_WKG_ENB_FOR_INTR15_SHIFT       (15U)
#define CSL_WUGENMPU_WKG_ENB_A_0_WKG_ENB_FOR_INTR15_RESETVAL    (0x00000001U)
#define CSL_WUGENMPU_WKG_ENB_A_0_WKG_ENB_FOR_INTR15_MAX         (0x00000001U)

#define CSL_WUGENMPU_WKG_ENB_A_0_WKG_ENB_FOR_INTR16_MASK        (0x00010000U)
#define CSL_WUGENMPU_WKG_ENB_A_0_WKG_ENB_FOR_INTR16_SHIFT       (16U)
#define CSL_WUGENMPU_WKG_ENB_A_0_WKG_ENB_FOR_INTR16_RESETVAL    (0x00000001U)
#define CSL_WUGENMPU_WKG_ENB_A_0_WKG_ENB_FOR_INTR16_MAX         (0x00000001U)

#define CSL_WUGENMPU_WKG_ENB_A_0_WKG_ENB_FOR_INTR17_MASK        (0x00020000U)
#define CSL_WUGENMPU_WKG_ENB_A_0_WKG_ENB_FOR_INTR17_SHIFT       (17U)
#define CSL_WUGENMPU_WKG_ENB_A_0_WKG_ENB_FOR_INTR17_RESETVAL    (0x00000001U)
#define CSL_WUGENMPU_WKG_ENB_A_0_WKG_ENB_FOR_INTR17_MAX         (0x00000001U)

#define CSL_WUGENMPU_WKG_ENB_A_0_WKG_ENB_FOR_INTR18_MASK        (0x00040000U)
#define CSL_WUGENMPU_WKG_ENB_A_0_WKG_ENB_FOR_INTR18_SHIFT       (18U)
#define CSL_WUGENMPU_WKG_ENB_A_0_WKG_ENB_FOR_INTR18_RESETVAL    (0x00000001U)
#define CSL_WUGENMPU_WKG_ENB_A_0_WKG_ENB_FOR_INTR18_MAX         (0x00000001U)

#define CSL_WUGENMPU_WKG_ENB_A_0_WKG_ENB_FOR_INTR19_MASK        (0x00080000U)
#define CSL_WUGENMPU_WKG_ENB_A_0_WKG_ENB_FOR_INTR19_SHIFT       (19U)
#define CSL_WUGENMPU_WKG_ENB_A_0_WKG_ENB_FOR_INTR19_RESETVAL    (0x00000001U)
#define CSL_WUGENMPU_WKG_ENB_A_0_WKG_ENB_FOR_INTR19_MAX         (0x00000001U)

#define CSL_WUGENMPU_WKG_ENB_A_0_WKG_ENB_FOR_INTR20_MASK        (0x00100000U)
#define CSL_WUGENMPU_WKG_ENB_A_0_WKG_ENB_FOR_INTR20_SHIFT       (20U)
#define CSL_WUGENMPU_WKG_ENB_A_0_WKG_ENB_FOR_INTR20_RESETVAL    (0x00000001U)
#define CSL_WUGENMPU_WKG_ENB_A_0_WKG_ENB_FOR_INTR20_MAX         (0x00000001U)

#define CSL_WUGENMPU_WKG_ENB_A_0_WKG_ENB_FOR_INTR21_MASK        (0x00200000U)
#define CSL_WUGENMPU_WKG_ENB_A_0_WKG_ENB_FOR_INTR21_SHIFT       (21U)
#define CSL_WUGENMPU_WKG_ENB_A_0_WKG_ENB_FOR_INTR21_RESETVAL    (0x00000001U)
#define CSL_WUGENMPU_WKG_ENB_A_0_WKG_ENB_FOR_INTR21_MAX         (0x00000001U)

#define CSL_WUGENMPU_WKG_ENB_A_0_WKG_ENB_FOR_INTR22_MASK        (0x00400000U)
#define CSL_WUGENMPU_WKG_ENB_A_0_WKG_ENB_FOR_INTR22_SHIFT       (22U)
#define CSL_WUGENMPU_WKG_ENB_A_0_WKG_ENB_FOR_INTR22_RESETVAL    (0x00000001U)
#define CSL_WUGENMPU_WKG_ENB_A_0_WKG_ENB_FOR_INTR22_MAX         (0x00000001U)

#define CSL_WUGENMPU_WKG_ENB_A_0_WKG_ENB_FOR_INTR23_MASK        (0x00800000U)
#define CSL_WUGENMPU_WKG_ENB_A_0_WKG_ENB_FOR_INTR23_SHIFT       (23U)
#define CSL_WUGENMPU_WKG_ENB_A_0_WKG_ENB_FOR_INTR23_RESETVAL    (0x00000001U)
#define CSL_WUGENMPU_WKG_ENB_A_0_WKG_ENB_FOR_INTR23_MAX         (0x00000001U)

#define CSL_WUGENMPU_WKG_ENB_A_0_WKG_ENB_FOR_INTR24_MASK        (0x01000000U)
#define CSL_WUGENMPU_WKG_ENB_A_0_WKG_ENB_FOR_INTR24_SHIFT       (24U)
#define CSL_WUGENMPU_WKG_ENB_A_0_WKG_ENB_FOR_INTR24_RESETVAL    (0x00000001U)
#define CSL_WUGENMPU_WKG_ENB_A_0_WKG_ENB_FOR_INTR24_MAX         (0x00000001U)

#define CSL_WUGENMPU_WKG_ENB_A_0_WKG_ENB_FOR_INTR25_MASK        (0x02000000U)
#define CSL_WUGENMPU_WKG_ENB_A_0_WKG_ENB_FOR_INTR25_SHIFT       (25U)
#define CSL_WUGENMPU_WKG_ENB_A_0_WKG_ENB_FOR_INTR25_RESETVAL    (0x00000001U)
#define CSL_WUGENMPU_WKG_ENB_A_0_WKG_ENB_FOR_INTR25_MAX         (0x00000001U)

#define CSL_WUGENMPU_WKG_ENB_A_0_WKG_ENB_FOR_INTR26_MASK        (0x04000000U)
#define CSL_WUGENMPU_WKG_ENB_A_0_WKG_ENB_FOR_INTR26_SHIFT       (26U)
#define CSL_WUGENMPU_WKG_ENB_A_0_WKG_ENB_FOR_INTR26_RESETVAL    (0x00000001U)
#define CSL_WUGENMPU_WKG_ENB_A_0_WKG_ENB_FOR_INTR26_MAX         (0x00000001U)

#define CSL_WUGENMPU_WKG_ENB_A_0_WKG_ENB_FOR_INTR27_MASK        (0x08000000U)
#define CSL_WUGENMPU_WKG_ENB_A_0_WKG_ENB_FOR_INTR27_SHIFT       (27U)
#define CSL_WUGENMPU_WKG_ENB_A_0_WKG_ENB_FOR_INTR27_RESETVAL    (0x00000001U)
#define CSL_WUGENMPU_WKG_ENB_A_0_WKG_ENB_FOR_INTR27_MAX         (0x00000001U)

#define CSL_WUGENMPU_WKG_ENB_A_0_WKG_ENB_FOR_INTR28_MASK        (0x10000000U)
#define CSL_WUGENMPU_WKG_ENB_A_0_WKG_ENB_FOR_INTR28_SHIFT       (28U)
#define CSL_WUGENMPU_WKG_ENB_A_0_WKG_ENB_FOR_INTR28_RESETVAL    (0x00000001U)
#define CSL_WUGENMPU_WKG_ENB_A_0_WKG_ENB_FOR_INTR28_MAX         (0x00000001U)

#define CSL_WUGENMPU_WKG_ENB_A_0_WKG_ENB_FOR_INTR29_MASK        (0x20000000U)
#define CSL_WUGENMPU_WKG_ENB_A_0_WKG_ENB_FOR_INTR29_SHIFT       (29U)
#define CSL_WUGENMPU_WKG_ENB_A_0_WKG_ENB_FOR_INTR29_RESETVAL    (0x00000001U)
#define CSL_WUGENMPU_WKG_ENB_A_0_WKG_ENB_FOR_INTR29_MAX         (0x00000001U)

#define CSL_WUGENMPU_WKG_ENB_A_0_WKG_ENB_FOR_INTR30_MASK        (0x40000000U)
#define CSL_WUGENMPU_WKG_ENB_A_0_WKG_ENB_FOR_INTR30_SHIFT       (30U)
#define CSL_WUGENMPU_WKG_ENB_A_0_WKG_ENB_FOR_INTR30_RESETVAL    (0x00000001U)
#define CSL_WUGENMPU_WKG_ENB_A_0_WKG_ENB_FOR_INTR30_MAX         (0x00000001U)

#define CSL_WUGENMPU_WKG_ENB_A_0_WKG_ENB_FOR_INTR31_MASK        (0x80000000U)
#define CSL_WUGENMPU_WKG_ENB_A_0_WKG_ENB_FOR_INTR31_SHIFT       (31U)
#define CSL_WUGENMPU_WKG_ENB_A_0_WKG_ENB_FOR_INTR31_RESETVAL    (0x00000001U)
#define CSL_WUGENMPU_WKG_ENB_A_0_WKG_ENB_FOR_INTR31_MAX         (0x00000001U)

#define CSL_WUGENMPU_WKG_ENB_A_0_RESETVAL                       (0xfffffeffU)

/* WKG_ENB_B_0 */

#define CSL_WUGENMPU_WKG_ENB_B_0_WKG_ENB_FOR_INTR32_MASK        (0x00000001U)
#define CSL_WUGENMPU_WKG_ENB_B_0_WKG_ENB_FOR_INTR32_SHIFT       (0U)
#define CSL_WUGENMPU_WKG_ENB_B_0_WKG_ENB_FOR_INTR32_RESETVAL    (0x00000001U)
#define CSL_WUGENMPU_WKG_ENB_B_0_WKG_ENB_FOR_INTR32_MAX         (0x00000001U)

#define CSL_WUGENMPU_WKG_ENB_B_0_WKG_ENB_FOR_INTR33_MASK        (0x00000002U)
#define CSL_WUGENMPU_WKG_ENB_B_0_WKG_ENB_FOR_INTR33_SHIFT       (1U)
#define CSL_WUGENMPU_WKG_ENB_B_0_WKG_ENB_FOR_INTR33_RESETVAL    (0x00000001U)
#define CSL_WUGENMPU_WKG_ENB_B_0_WKG_ENB_FOR_INTR33_MAX         (0x00000001U)

#define CSL_WUGENMPU_WKG_ENB_B_0_WKG_ENB_FOR_INTR34_MASK        (0x00000004U)
#define CSL_WUGENMPU_WKG_ENB_B_0_WKG_ENB_FOR_INTR34_SHIFT       (2U)
#define CSL_WUGENMPU_WKG_ENB_B_0_WKG_ENB_FOR_INTR34_RESETVAL    (0x00000001U)
#define CSL_WUGENMPU_WKG_ENB_B_0_WKG_ENB_FOR_INTR34_MAX         (0x00000001U)

#define CSL_WUGENMPU_WKG_ENB_B_0_WKG_ENB_FOR_INTR35_MASK        (0x00000008U)
#define CSL_WUGENMPU_WKG_ENB_B_0_WKG_ENB_FOR_INTR35_SHIFT       (3U)
#define CSL_WUGENMPU_WKG_ENB_B_0_WKG_ENB_FOR_INTR35_RESETVAL    (0x00000001U)
#define CSL_WUGENMPU_WKG_ENB_B_0_WKG_ENB_FOR_INTR35_MAX         (0x00000001U)

#define CSL_WUGENMPU_WKG_ENB_B_0_WKG_ENB_FOR_INTR36_MASK        (0x00000010U)
#define CSL_WUGENMPU_WKG_ENB_B_0_WKG_ENB_FOR_INTR36_SHIFT       (4U)
#define CSL_WUGENMPU_WKG_ENB_B_0_WKG_ENB_FOR_INTR36_RESETVAL    (0x00000001U)
#define CSL_WUGENMPU_WKG_ENB_B_0_WKG_ENB_FOR_INTR36_MAX         (0x00000001U)

#define CSL_WUGENMPU_WKG_ENB_B_0_WKG_ENB_FOR_INTR37_MASK        (0x00000020U)
#define CSL_WUGENMPU_WKG_ENB_B_0_WKG_ENB_FOR_INTR37_SHIFT       (5U)
#define CSL_WUGENMPU_WKG_ENB_B_0_WKG_ENB_FOR_INTR37_RESETVAL    (0x00000001U)
#define CSL_WUGENMPU_WKG_ENB_B_0_WKG_ENB_FOR_INTR37_MAX         (0x00000001U)

#define CSL_WUGENMPU_WKG_ENB_B_0_WKG_ENB_FOR_INTR38_MASK        (0x00000040U)
#define CSL_WUGENMPU_WKG_ENB_B_0_WKG_ENB_FOR_INTR38_SHIFT       (6U)
#define CSL_WUGENMPU_WKG_ENB_B_0_WKG_ENB_FOR_INTR38_RESETVAL    (0x00000001U)
#define CSL_WUGENMPU_WKG_ENB_B_0_WKG_ENB_FOR_INTR38_MAX         (0x00000001U)

#define CSL_WUGENMPU_WKG_ENB_B_0_WKG_ENB_FOR_INTR39_MASK        (0x00000080U)
#define CSL_WUGENMPU_WKG_ENB_B_0_WKG_ENB_FOR_INTR39_SHIFT       (7U)
#define CSL_WUGENMPU_WKG_ENB_B_0_WKG_ENB_FOR_INTR39_RESETVAL    (0x00000001U)
#define CSL_WUGENMPU_WKG_ENB_B_0_WKG_ENB_FOR_INTR39_MAX         (0x00000001U)

#define CSL_WUGENMPU_WKG_ENB_B_0_WKG_ENB_FOR_INTR40_MASK        (0x00000100U)
#define CSL_WUGENMPU_WKG_ENB_B_0_WKG_ENB_FOR_INTR40_SHIFT       (8U)
#define CSL_WUGENMPU_WKG_ENB_B_0_WKG_ENB_FOR_INTR40_RESETVAL    (0x00000001U)
#define CSL_WUGENMPU_WKG_ENB_B_0_WKG_ENB_FOR_INTR40_MAX         (0x00000001U)

#define CSL_WUGENMPU_WKG_ENB_B_0_WKG_ENB_FOR_INTR41_MASK        (0x00000200U)
#define CSL_WUGENMPU_WKG_ENB_B_0_WKG_ENB_FOR_INTR41_SHIFT       (9U)
#define CSL_WUGENMPU_WKG_ENB_B_0_WKG_ENB_FOR_INTR41_RESETVAL    (0x00000001U)
#define CSL_WUGENMPU_WKG_ENB_B_0_WKG_ENB_FOR_INTR41_MAX         (0x00000001U)

#define CSL_WUGENMPU_WKG_ENB_B_0_WKG_ENB_FOR_INTR42_MASK        (0x00000400U)
#define CSL_WUGENMPU_WKG_ENB_B_0_WKG_ENB_FOR_INTR42_SHIFT       (10U)
#define CSL_WUGENMPU_WKG_ENB_B_0_WKG_ENB_FOR_INTR42_RESETVAL    (0x00000001U)
#define CSL_WUGENMPU_WKG_ENB_B_0_WKG_ENB_FOR_INTR42_MAX         (0x00000001U)

#define CSL_WUGENMPU_WKG_ENB_B_0_WKG_ENB_FOR_INTR43_MASK        (0x00000800U)
#define CSL_WUGENMPU_WKG_ENB_B_0_WKG_ENB_FOR_INTR43_SHIFT       (11U)
#define CSL_WUGENMPU_WKG_ENB_B_0_WKG_ENB_FOR_INTR43_RESETVAL    (0x00000001U)
#define CSL_WUGENMPU_WKG_ENB_B_0_WKG_ENB_FOR_INTR43_MAX         (0x00000001U)

#define CSL_WUGENMPU_WKG_ENB_B_0_WKG_ENB_FOR_INTR44_MASK        (0x00001000U)
#define CSL_WUGENMPU_WKG_ENB_B_0_WKG_ENB_FOR_INTR44_SHIFT       (12U)
#define CSL_WUGENMPU_WKG_ENB_B_0_WKG_ENB_FOR_INTR44_RESETVAL    (0x00000001U)
#define CSL_WUGENMPU_WKG_ENB_B_0_WKG_ENB_FOR_INTR44_MAX         (0x00000001U)

#define CSL_WUGENMPU_WKG_ENB_B_0_WKG_ENB_FOR_INTR45_MASK        (0x00002000U)
#define CSL_WUGENMPU_WKG_ENB_B_0_WKG_ENB_FOR_INTR45_SHIFT       (13U)
#define CSL_WUGENMPU_WKG_ENB_B_0_WKG_ENB_FOR_INTR45_RESETVAL    (0x00000001U)
#define CSL_WUGENMPU_WKG_ENB_B_0_WKG_ENB_FOR_INTR45_MAX         (0x00000001U)

#define CSL_WUGENMPU_WKG_ENB_B_0_WKG_ENB_FOR_INTR46_MASK        (0x00004000U)
#define CSL_WUGENMPU_WKG_ENB_B_0_WKG_ENB_FOR_INTR46_SHIFT       (14U)
#define CSL_WUGENMPU_WKG_ENB_B_0_WKG_ENB_FOR_INTR46_RESETVAL    (0x00000001U)
#define CSL_WUGENMPU_WKG_ENB_B_0_WKG_ENB_FOR_INTR46_MAX         (0x00000001U)

#define CSL_WUGENMPU_WKG_ENB_B_0_WKG_ENB_FOR_INTR47_MASK        (0x00008000U)
#define CSL_WUGENMPU_WKG_ENB_B_0_WKG_ENB_FOR_INTR47_SHIFT       (15U)
#define CSL_WUGENMPU_WKG_ENB_B_0_WKG_ENB_FOR_INTR47_RESETVAL    (0x00000001U)
#define CSL_WUGENMPU_WKG_ENB_B_0_WKG_ENB_FOR_INTR47_MAX         (0x00000001U)

#define CSL_WUGENMPU_WKG_ENB_B_0_WKG_ENB_FOR_INTR48_MASK        (0x00010000U)
#define CSL_WUGENMPU_WKG_ENB_B_0_WKG_ENB_FOR_INTR48_SHIFT       (16U)
#define CSL_WUGENMPU_WKG_ENB_B_0_WKG_ENB_FOR_INTR48_RESETVAL    (0x00000001U)
#define CSL_WUGENMPU_WKG_ENB_B_0_WKG_ENB_FOR_INTR48_MAX         (0x00000001U)

#define CSL_WUGENMPU_WKG_ENB_B_0_WKG_ENB_FOR_INTR49_MASK        (0x00020000U)
#define CSL_WUGENMPU_WKG_ENB_B_0_WKG_ENB_FOR_INTR49_SHIFT       (17U)
#define CSL_WUGENMPU_WKG_ENB_B_0_WKG_ENB_FOR_INTR49_RESETVAL    (0x00000001U)
#define CSL_WUGENMPU_WKG_ENB_B_0_WKG_ENB_FOR_INTR49_MAX         (0x00000001U)

#define CSL_WUGENMPU_WKG_ENB_B_0_WKG_ENB_FOR_INTR50_MASK        (0x00040000U)
#define CSL_WUGENMPU_WKG_ENB_B_0_WKG_ENB_FOR_INTR50_SHIFT       (18U)
#define CSL_WUGENMPU_WKG_ENB_B_0_WKG_ENB_FOR_INTR50_RESETVAL    (0x00000001U)
#define CSL_WUGENMPU_WKG_ENB_B_0_WKG_ENB_FOR_INTR50_MAX         (0x00000001U)

#define CSL_WUGENMPU_WKG_ENB_B_0_WKG_ENB_FOR_INTR51_MASK        (0x00080000U)
#define CSL_WUGENMPU_WKG_ENB_B_0_WKG_ENB_FOR_INTR51_SHIFT       (19U)
#define CSL_WUGENMPU_WKG_ENB_B_0_WKG_ENB_FOR_INTR51_RESETVAL    (0x00000001U)
#define CSL_WUGENMPU_WKG_ENB_B_0_WKG_ENB_FOR_INTR51_MAX         (0x00000001U)

#define CSL_WUGENMPU_WKG_ENB_B_0_WKG_ENB_FOR_INTR52_MASK        (0x00100000U)
#define CSL_WUGENMPU_WKG_ENB_B_0_WKG_ENB_FOR_INTR52_SHIFT       (20U)
#define CSL_WUGENMPU_WKG_ENB_B_0_WKG_ENB_FOR_INTR52_RESETVAL    (0x00000001U)
#define CSL_WUGENMPU_WKG_ENB_B_0_WKG_ENB_FOR_INTR52_MAX         (0x00000001U)

#define CSL_WUGENMPU_WKG_ENB_B_0_WKG_ENB_FOR_INTR53_MASK        (0x00200000U)
#define CSL_WUGENMPU_WKG_ENB_B_0_WKG_ENB_FOR_INTR53_SHIFT       (21U)
#define CSL_WUGENMPU_WKG_ENB_B_0_WKG_ENB_FOR_INTR53_RESETVAL    (0x00000001U)
#define CSL_WUGENMPU_WKG_ENB_B_0_WKG_ENB_FOR_INTR53_MAX         (0x00000001U)

#define CSL_WUGENMPU_WKG_ENB_B_0_WKG_ENB_FOR_INTR54_MASK        (0x00400000U)
#define CSL_WUGENMPU_WKG_ENB_B_0_WKG_ENB_FOR_INTR54_SHIFT       (22U)
#define CSL_WUGENMPU_WKG_ENB_B_0_WKG_ENB_FOR_INTR54_RESETVAL    (0x00000001U)
#define CSL_WUGENMPU_WKG_ENB_B_0_WKG_ENB_FOR_INTR54_MAX         (0x00000001U)

#define CSL_WUGENMPU_WKG_ENB_B_0_WKG_ENB_FOR_INTR55_MASK        (0x00800000U)
#define CSL_WUGENMPU_WKG_ENB_B_0_WKG_ENB_FOR_INTR55_SHIFT       (23U)
#define CSL_WUGENMPU_WKG_ENB_B_0_WKG_ENB_FOR_INTR55_RESETVAL    (0x00000001U)
#define CSL_WUGENMPU_WKG_ENB_B_0_WKG_ENB_FOR_INTR55_MAX         (0x00000001U)

#define CSL_WUGENMPU_WKG_ENB_B_0_WKG_ENB_FOR_INTR56_MASK        (0x01000000U)
#define CSL_WUGENMPU_WKG_ENB_B_0_WKG_ENB_FOR_INTR56_SHIFT       (24U)
#define CSL_WUGENMPU_WKG_ENB_B_0_WKG_ENB_FOR_INTR56_RESETVAL    (0x00000001U)
#define CSL_WUGENMPU_WKG_ENB_B_0_WKG_ENB_FOR_INTR56_MAX         (0x00000001U)

#define CSL_WUGENMPU_WKG_ENB_B_0_WKG_ENB_FOR_INTR57_MASK        (0x02000000U)
#define CSL_WUGENMPU_WKG_ENB_B_0_WKG_ENB_FOR_INTR57_SHIFT       (25U)
#define CSL_WUGENMPU_WKG_ENB_B_0_WKG_ENB_FOR_INTR57_RESETVAL    (0x00000001U)
#define CSL_WUGENMPU_WKG_ENB_B_0_WKG_ENB_FOR_INTR57_MAX         (0x00000001U)

#define CSL_WUGENMPU_WKG_ENB_B_0_WKG_ENB_FOR_INTR58_MASK        (0x04000000U)
#define CSL_WUGENMPU_WKG_ENB_B_0_WKG_ENB_FOR_INTR58_SHIFT       (26U)
#define CSL_WUGENMPU_WKG_ENB_B_0_WKG_ENB_FOR_INTR58_RESETVAL    (0x00000001U)
#define CSL_WUGENMPU_WKG_ENB_B_0_WKG_ENB_FOR_INTR58_MAX         (0x00000001U)

#define CSL_WUGENMPU_WKG_ENB_B_0_WKG_ENB_FOR_INTR59_MASK        (0x08000000U)
#define CSL_WUGENMPU_WKG_ENB_B_0_WKG_ENB_FOR_INTR59_SHIFT       (27U)
#define CSL_WUGENMPU_WKG_ENB_B_0_WKG_ENB_FOR_INTR59_RESETVAL    (0x00000001U)
#define CSL_WUGENMPU_WKG_ENB_B_0_WKG_ENB_FOR_INTR59_MAX         (0x00000001U)

#define CSL_WUGENMPU_WKG_ENB_B_0_WKG_ENB_FOR_INTR60_MASK        (0x10000000U)
#define CSL_WUGENMPU_WKG_ENB_B_0_WKG_ENB_FOR_INTR60_SHIFT       (28U)
#define CSL_WUGENMPU_WKG_ENB_B_0_WKG_ENB_FOR_INTR60_RESETVAL    (0x00000001U)
#define CSL_WUGENMPU_WKG_ENB_B_0_WKG_ENB_FOR_INTR60_MAX         (0x00000001U)

#define CSL_WUGENMPU_WKG_ENB_B_0_WKG_ENB_FOR_INTR61_MASK        (0x20000000U)
#define CSL_WUGENMPU_WKG_ENB_B_0_WKG_ENB_FOR_INTR61_SHIFT       (29U)
#define CSL_WUGENMPU_WKG_ENB_B_0_WKG_ENB_FOR_INTR61_RESETVAL    (0x00000001U)
#define CSL_WUGENMPU_WKG_ENB_B_0_WKG_ENB_FOR_INTR61_MAX         (0x00000001U)

#define CSL_WUGENMPU_WKG_ENB_B_0_WKG_ENB_FOR_INTR62_MASK        (0x40000000U)
#define CSL_WUGENMPU_WKG_ENB_B_0_WKG_ENB_FOR_INTR62_SHIFT       (30U)
#define CSL_WUGENMPU_WKG_ENB_B_0_WKG_ENB_FOR_INTR62_RESETVAL    (0x00000001U)
#define CSL_WUGENMPU_WKG_ENB_B_0_WKG_ENB_FOR_INTR62_MAX         (0x00000001U)

#define CSL_WUGENMPU_WKG_ENB_B_0_WKG_ENB_FOR_INTR63_MASK        (0x80000000U)
#define CSL_WUGENMPU_WKG_ENB_B_0_WKG_ENB_FOR_INTR63_SHIFT       (31U)
#define CSL_WUGENMPU_WKG_ENB_B_0_WKG_ENB_FOR_INTR63_RESETVAL    (0x00000001U)
#define CSL_WUGENMPU_WKG_ENB_B_0_WKG_ENB_FOR_INTR63_MAX         (0x00000001U)

#define CSL_WUGENMPU_WKG_ENB_B_0_RESETVAL                       (0xffffffffU)

/* WKG_ENB_C_0 */

#define CSL_WUGENMPU_WKG_ENB_C_0_WKG_ENB_FOR_INTR64_MASK        (0x00000001U)
#define CSL_WUGENMPU_WKG_ENB_C_0_WKG_ENB_FOR_INTR64_SHIFT       (0U)
#define CSL_WUGENMPU_WKG_ENB_C_0_WKG_ENB_FOR_INTR64_RESETVAL    (0x00000001U)
#define CSL_WUGENMPU_WKG_ENB_C_0_WKG_ENB_FOR_INTR64_MAX         (0x00000001U)

#define CSL_WUGENMPU_WKG_ENB_C_0_WKG_ENB_FOR_INTR65_MASK        (0x00000002U)
#define CSL_WUGENMPU_WKG_ENB_C_0_WKG_ENB_FOR_INTR65_SHIFT       (1U)
#define CSL_WUGENMPU_WKG_ENB_C_0_WKG_ENB_FOR_INTR65_RESETVAL    (0x00000001U)
#define CSL_WUGENMPU_WKG_ENB_C_0_WKG_ENB_FOR_INTR65_MAX         (0x00000001U)

#define CSL_WUGENMPU_WKG_ENB_C_0_WKG_ENB_FOR_INTR66_MASK        (0x00000004U)
#define CSL_WUGENMPU_WKG_ENB_C_0_WKG_ENB_FOR_INTR66_SHIFT       (2U)
#define CSL_WUGENMPU_WKG_ENB_C_0_WKG_ENB_FOR_INTR66_RESETVAL    (0x00000001U)
#define CSL_WUGENMPU_WKG_ENB_C_0_WKG_ENB_FOR_INTR66_MAX         (0x00000001U)

#define CSL_WUGENMPU_WKG_ENB_C_0_WKG_ENB_FOR_INTR67_MASK        (0x00000008U)
#define CSL_WUGENMPU_WKG_ENB_C_0_WKG_ENB_FOR_INTR67_SHIFT       (3U)
#define CSL_WUGENMPU_WKG_ENB_C_0_WKG_ENB_FOR_INTR67_RESETVAL    (0x00000001U)
#define CSL_WUGENMPU_WKG_ENB_C_0_WKG_ENB_FOR_INTR67_MAX         (0x00000001U)

#define CSL_WUGENMPU_WKG_ENB_C_0_WKG_ENB_FOR_INTR68_MASK        (0x00000010U)
#define CSL_WUGENMPU_WKG_ENB_C_0_WKG_ENB_FOR_INTR68_SHIFT       (4U)
#define CSL_WUGENMPU_WKG_ENB_C_0_WKG_ENB_FOR_INTR68_RESETVAL    (0x00000001U)
#define CSL_WUGENMPU_WKG_ENB_C_0_WKG_ENB_FOR_INTR68_MAX         (0x00000001U)

#define CSL_WUGENMPU_WKG_ENB_C_0_WKG_ENB_FOR_INTR69_MASK        (0x00000020U)
#define CSL_WUGENMPU_WKG_ENB_C_0_WKG_ENB_FOR_INTR69_SHIFT       (5U)
#define CSL_WUGENMPU_WKG_ENB_C_0_WKG_ENB_FOR_INTR69_RESETVAL    (0x00000001U)
#define CSL_WUGENMPU_WKG_ENB_C_0_WKG_ENB_FOR_INTR69_MAX         (0x00000001U)

#define CSL_WUGENMPU_WKG_ENB_C_0_WKG_ENB_FOR_INTR70_MASK        (0x00000040U)
#define CSL_WUGENMPU_WKG_ENB_C_0_WKG_ENB_FOR_INTR70_SHIFT       (6U)
#define CSL_WUGENMPU_WKG_ENB_C_0_WKG_ENB_FOR_INTR70_RESETVAL    (0x00000001U)
#define CSL_WUGENMPU_WKG_ENB_C_0_WKG_ENB_FOR_INTR70_MAX         (0x00000001U)

#define CSL_WUGENMPU_WKG_ENB_C_0_WKG_ENB_FOR_INTR71_MASK        (0x00000080U)
#define CSL_WUGENMPU_WKG_ENB_C_0_WKG_ENB_FOR_INTR71_SHIFT       (7U)
#define CSL_WUGENMPU_WKG_ENB_C_0_WKG_ENB_FOR_INTR71_RESETVAL    (0x00000001U)
#define CSL_WUGENMPU_WKG_ENB_C_0_WKG_ENB_FOR_INTR71_MAX         (0x00000001U)

#define CSL_WUGENMPU_WKG_ENB_C_0_WKG_ENB_FOR_INTR72_MASK        (0x00000100U)
#define CSL_WUGENMPU_WKG_ENB_C_0_WKG_ENB_FOR_INTR72_SHIFT       (8U)
#define CSL_WUGENMPU_WKG_ENB_C_0_WKG_ENB_FOR_INTR72_RESETVAL    (0x00000001U)
#define CSL_WUGENMPU_WKG_ENB_C_0_WKG_ENB_FOR_INTR72_MAX         (0x00000001U)

#define CSL_WUGENMPU_WKG_ENB_C_0_WKG_ENB_FOR_INTR73_MASK        (0x00000200U)
#define CSL_WUGENMPU_WKG_ENB_C_0_WKG_ENB_FOR_INTR73_SHIFT       (9U)
#define CSL_WUGENMPU_WKG_ENB_C_0_WKG_ENB_FOR_INTR73_RESETVAL    (0x00000001U)
#define CSL_WUGENMPU_WKG_ENB_C_0_WKG_ENB_FOR_INTR73_MAX         (0x00000001U)

#define CSL_WUGENMPU_WKG_ENB_C_0_WKG_ENB_FOR_INTR74_MASK        (0x00000400U)
#define CSL_WUGENMPU_WKG_ENB_C_0_WKG_ENB_FOR_INTR74_SHIFT       (10U)
#define CSL_WUGENMPU_WKG_ENB_C_0_WKG_ENB_FOR_INTR74_RESETVAL    (0x00000001U)
#define CSL_WUGENMPU_WKG_ENB_C_0_WKG_ENB_FOR_INTR74_MAX         (0x00000001U)

#define CSL_WUGENMPU_WKG_ENB_C_0_WKG_ENB_FOR_INTR75_MASK        (0x00000800U)
#define CSL_WUGENMPU_WKG_ENB_C_0_WKG_ENB_FOR_INTR75_SHIFT       (11U)
#define CSL_WUGENMPU_WKG_ENB_C_0_WKG_ENB_FOR_INTR75_RESETVAL    (0x00000001U)
#define CSL_WUGENMPU_WKG_ENB_C_0_WKG_ENB_FOR_INTR75_MAX         (0x00000001U)

#define CSL_WUGENMPU_WKG_ENB_C_0_WKG_ENB_FOR_INTR76_MASK        (0x00001000U)
#define CSL_WUGENMPU_WKG_ENB_C_0_WKG_ENB_FOR_INTR76_SHIFT       (12U)
#define CSL_WUGENMPU_WKG_ENB_C_0_WKG_ENB_FOR_INTR76_RESETVAL    (0x00000001U)
#define CSL_WUGENMPU_WKG_ENB_C_0_WKG_ENB_FOR_INTR76_MAX         (0x00000001U)

#define CSL_WUGENMPU_WKG_ENB_C_0_WKG_ENB_FOR_INTR77_MASK        (0x00002000U)
#define CSL_WUGENMPU_WKG_ENB_C_0_WKG_ENB_FOR_INTR77_SHIFT       (13U)
#define CSL_WUGENMPU_WKG_ENB_C_0_WKG_ENB_FOR_INTR77_RESETVAL    (0x00000001U)
#define CSL_WUGENMPU_WKG_ENB_C_0_WKG_ENB_FOR_INTR77_MAX         (0x00000001U)

#define CSL_WUGENMPU_WKG_ENB_C_0_WKG_ENB_FOR_INTR78_MASK        (0x00004000U)
#define CSL_WUGENMPU_WKG_ENB_C_0_WKG_ENB_FOR_INTR78_SHIFT       (14U)
#define CSL_WUGENMPU_WKG_ENB_C_0_WKG_ENB_FOR_INTR78_RESETVAL    (0x00000001U)
#define CSL_WUGENMPU_WKG_ENB_C_0_WKG_ENB_FOR_INTR78_MAX         (0x00000001U)

#define CSL_WUGENMPU_WKG_ENB_C_0_WKG_ENB_FOR_INTR79_MASK        (0x00008000U)
#define CSL_WUGENMPU_WKG_ENB_C_0_WKG_ENB_FOR_INTR79_SHIFT       (15U)
#define CSL_WUGENMPU_WKG_ENB_C_0_WKG_ENB_FOR_INTR79_RESETVAL    (0x00000001U)
#define CSL_WUGENMPU_WKG_ENB_C_0_WKG_ENB_FOR_INTR79_MAX         (0x00000001U)

#define CSL_WUGENMPU_WKG_ENB_C_0_WKG_ENB_FOR_INTR80_MASK        (0x00010000U)
#define CSL_WUGENMPU_WKG_ENB_C_0_WKG_ENB_FOR_INTR80_SHIFT       (16U)
#define CSL_WUGENMPU_WKG_ENB_C_0_WKG_ENB_FOR_INTR80_RESETVAL    (0x00000001U)
#define CSL_WUGENMPU_WKG_ENB_C_0_WKG_ENB_FOR_INTR80_MAX         (0x00000001U)

#define CSL_WUGENMPU_WKG_ENB_C_0_WKG_ENB_FOR_INTR81_MASK        (0x00020000U)
#define CSL_WUGENMPU_WKG_ENB_C_0_WKG_ENB_FOR_INTR81_SHIFT       (17U)
#define CSL_WUGENMPU_WKG_ENB_C_0_WKG_ENB_FOR_INTR81_RESETVAL    (0x00000001U)
#define CSL_WUGENMPU_WKG_ENB_C_0_WKG_ENB_FOR_INTR81_MAX         (0x00000001U)

#define CSL_WUGENMPU_WKG_ENB_C_0_WKG_ENB_FOR_INTR82_MASK        (0x00040000U)
#define CSL_WUGENMPU_WKG_ENB_C_0_WKG_ENB_FOR_INTR82_SHIFT       (18U)
#define CSL_WUGENMPU_WKG_ENB_C_0_WKG_ENB_FOR_INTR82_RESETVAL    (0x00000001U)
#define CSL_WUGENMPU_WKG_ENB_C_0_WKG_ENB_FOR_INTR82_MAX         (0x00000001U)

#define CSL_WUGENMPU_WKG_ENB_C_0_WKG_ENB_FOR_INTR83_MASK        (0x00080000U)
#define CSL_WUGENMPU_WKG_ENB_C_0_WKG_ENB_FOR_INTR83_SHIFT       (19U)
#define CSL_WUGENMPU_WKG_ENB_C_0_WKG_ENB_FOR_INTR83_RESETVAL    (0x00000001U)
#define CSL_WUGENMPU_WKG_ENB_C_0_WKG_ENB_FOR_INTR83_MAX         (0x00000001U)

#define CSL_WUGENMPU_WKG_ENB_C_0_WKG_ENB_FOR_INTR84_MASK        (0x00100000U)
#define CSL_WUGENMPU_WKG_ENB_C_0_WKG_ENB_FOR_INTR84_SHIFT       (20U)
#define CSL_WUGENMPU_WKG_ENB_C_0_WKG_ENB_FOR_INTR84_RESETVAL    (0x00000001U)
#define CSL_WUGENMPU_WKG_ENB_C_0_WKG_ENB_FOR_INTR84_MAX         (0x00000001U)

#define CSL_WUGENMPU_WKG_ENB_C_0_WKG_ENB_FOR_INTR85_MASK        (0x00200000U)
#define CSL_WUGENMPU_WKG_ENB_C_0_WKG_ENB_FOR_INTR85_SHIFT       (21U)
#define CSL_WUGENMPU_WKG_ENB_C_0_WKG_ENB_FOR_INTR85_RESETVAL    (0x00000001U)
#define CSL_WUGENMPU_WKG_ENB_C_0_WKG_ENB_FOR_INTR85_MAX         (0x00000001U)

#define CSL_WUGENMPU_WKG_ENB_C_0_WKG_ENB_FOR_INTR86_MASK        (0x00400000U)
#define CSL_WUGENMPU_WKG_ENB_C_0_WKG_ENB_FOR_INTR86_SHIFT       (22U)
#define CSL_WUGENMPU_WKG_ENB_C_0_WKG_ENB_FOR_INTR86_RESETVAL    (0x00000001U)
#define CSL_WUGENMPU_WKG_ENB_C_0_WKG_ENB_FOR_INTR86_MAX         (0x00000001U)

#define CSL_WUGENMPU_WKG_ENB_C_0_WKG_ENB_FOR_INTR87_MASK        (0x00800000U)
#define CSL_WUGENMPU_WKG_ENB_C_0_WKG_ENB_FOR_INTR87_SHIFT       (23U)
#define CSL_WUGENMPU_WKG_ENB_C_0_WKG_ENB_FOR_INTR87_RESETVAL    (0x00000001U)
#define CSL_WUGENMPU_WKG_ENB_C_0_WKG_ENB_FOR_INTR87_MAX         (0x00000001U)

#define CSL_WUGENMPU_WKG_ENB_C_0_WKG_ENB_FOR_INTR88_MASK        (0x01000000U)
#define CSL_WUGENMPU_WKG_ENB_C_0_WKG_ENB_FOR_INTR88_SHIFT       (24U)
#define CSL_WUGENMPU_WKG_ENB_C_0_WKG_ENB_FOR_INTR88_RESETVAL    (0x00000001U)
#define CSL_WUGENMPU_WKG_ENB_C_0_WKG_ENB_FOR_INTR88_MAX         (0x00000001U)

#define CSL_WUGENMPU_WKG_ENB_C_0_WKG_ENB_FOR_INTR89_MASK        (0x02000000U)
#define CSL_WUGENMPU_WKG_ENB_C_0_WKG_ENB_FOR_INTR89_SHIFT       (25U)
#define CSL_WUGENMPU_WKG_ENB_C_0_WKG_ENB_FOR_INTR89_RESETVAL    (0x00000001U)
#define CSL_WUGENMPU_WKG_ENB_C_0_WKG_ENB_FOR_INTR89_MAX         (0x00000001U)

#define CSL_WUGENMPU_WKG_ENB_C_0_WKG_ENB_FOR_INTR90_MASK        (0x04000000U)
#define CSL_WUGENMPU_WKG_ENB_C_0_WKG_ENB_FOR_INTR90_SHIFT       (26U)
#define CSL_WUGENMPU_WKG_ENB_C_0_WKG_ENB_FOR_INTR90_RESETVAL    (0x00000001U)
#define CSL_WUGENMPU_WKG_ENB_C_0_WKG_ENB_FOR_INTR90_MAX         (0x00000001U)

#define CSL_WUGENMPU_WKG_ENB_C_0_WKG_ENB_FOR_INTR91_MASK        (0x08000000U)
#define CSL_WUGENMPU_WKG_ENB_C_0_WKG_ENB_FOR_INTR91_SHIFT       (27U)
#define CSL_WUGENMPU_WKG_ENB_C_0_WKG_ENB_FOR_INTR91_RESETVAL    (0x00000001U)
#define CSL_WUGENMPU_WKG_ENB_C_0_WKG_ENB_FOR_INTR91_MAX         (0x00000001U)

#define CSL_WUGENMPU_WKG_ENB_C_0_WKG_ENB_FOR_INTR92_MASK        (0x10000000U)
#define CSL_WUGENMPU_WKG_ENB_C_0_WKG_ENB_FOR_INTR92_SHIFT       (28U)
#define CSL_WUGENMPU_WKG_ENB_C_0_WKG_ENB_FOR_INTR92_RESETVAL    (0x00000001U)
#define CSL_WUGENMPU_WKG_ENB_C_0_WKG_ENB_FOR_INTR92_MAX         (0x00000001U)

#define CSL_WUGENMPU_WKG_ENB_C_0_WKG_ENB_FOR_INTR93_MASK        (0x20000000U)
#define CSL_WUGENMPU_WKG_ENB_C_0_WKG_ENB_FOR_INTR93_SHIFT       (29U)
#define CSL_WUGENMPU_WKG_ENB_C_0_WKG_ENB_FOR_INTR93_RESETVAL    (0x00000001U)
#define CSL_WUGENMPU_WKG_ENB_C_0_WKG_ENB_FOR_INTR93_MAX         (0x00000001U)

#define CSL_WUGENMPU_WKG_ENB_C_0_WKG_ENB_FOR_INTR94_MASK        (0x40000000U)
#define CSL_WUGENMPU_WKG_ENB_C_0_WKG_ENB_FOR_INTR94_SHIFT       (30U)
#define CSL_WUGENMPU_WKG_ENB_C_0_WKG_ENB_FOR_INTR94_RESETVAL    (0x00000001U)
#define CSL_WUGENMPU_WKG_ENB_C_0_WKG_ENB_FOR_INTR94_MAX         (0x00000001U)

#define CSL_WUGENMPU_WKG_ENB_C_0_WKG_ENB_FOR_INTR95_MASK        (0x80000000U)
#define CSL_WUGENMPU_WKG_ENB_C_0_WKG_ENB_FOR_INTR95_SHIFT       (31U)
#define CSL_WUGENMPU_WKG_ENB_C_0_WKG_ENB_FOR_INTR95_RESETVAL    (0x00000001U)
#define CSL_WUGENMPU_WKG_ENB_C_0_WKG_ENB_FOR_INTR95_MAX         (0x00000001U)

#define CSL_WUGENMPU_WKG_ENB_C_0_RESETVAL                       (0xffffffffU)

/* WKG_ENB_D_0 */

#define CSL_WUGENMPU_WKG_ENB_D_0_WKG_ENB_FOR_INTR96_MASK        (0x00000001U)
#define CSL_WUGENMPU_WKG_ENB_D_0_WKG_ENB_FOR_INTR96_SHIFT       (0U)
#define CSL_WUGENMPU_WKG_ENB_D_0_WKG_ENB_FOR_INTR96_RESETVAL    (0x00000001U)
#define CSL_WUGENMPU_WKG_ENB_D_0_WKG_ENB_FOR_INTR96_MAX         (0x00000001U)

#define CSL_WUGENMPU_WKG_ENB_D_0_WKG_ENB_FOR_INTR97_MASK        (0x00000002U)
#define CSL_WUGENMPU_WKG_ENB_D_0_WKG_ENB_FOR_INTR97_SHIFT       (1U)
#define CSL_WUGENMPU_WKG_ENB_D_0_WKG_ENB_FOR_INTR97_RESETVAL    (0x00000001U)
#define CSL_WUGENMPU_WKG_ENB_D_0_WKG_ENB_FOR_INTR97_MAX         (0x00000001U)

#define CSL_WUGENMPU_WKG_ENB_D_0_WKG_ENB_FOR_INTR98_MASK        (0x00000004U)
#define CSL_WUGENMPU_WKG_ENB_D_0_WKG_ENB_FOR_INTR98_SHIFT       (2U)
#define CSL_WUGENMPU_WKG_ENB_D_0_WKG_ENB_FOR_INTR98_RESETVAL    (0x00000001U)
#define CSL_WUGENMPU_WKG_ENB_D_0_WKG_ENB_FOR_INTR98_MAX         (0x00000001U)

#define CSL_WUGENMPU_WKG_ENB_D_0_WKG_ENB_FOR_INTR99_MASK        (0x00000008U)
#define CSL_WUGENMPU_WKG_ENB_D_0_WKG_ENB_FOR_INTR99_SHIFT       (3U)
#define CSL_WUGENMPU_WKG_ENB_D_0_WKG_ENB_FOR_INTR99_RESETVAL    (0x00000001U)
#define CSL_WUGENMPU_WKG_ENB_D_0_WKG_ENB_FOR_INTR99_MAX         (0x00000001U)

#define CSL_WUGENMPU_WKG_ENB_D_0_WKG_ENB_FOR_INTR100_MASK       (0x00000010U)
#define CSL_WUGENMPU_WKG_ENB_D_0_WKG_ENB_FOR_INTR100_SHIFT      (4U)
#define CSL_WUGENMPU_WKG_ENB_D_0_WKG_ENB_FOR_INTR100_RESETVAL   (0x00000001U)
#define CSL_WUGENMPU_WKG_ENB_D_0_WKG_ENB_FOR_INTR100_MAX        (0x00000001U)

#define CSL_WUGENMPU_WKG_ENB_D_0_WKG_ENB_FOR_INTR101_MASK       (0x00000020U)
#define CSL_WUGENMPU_WKG_ENB_D_0_WKG_ENB_FOR_INTR101_SHIFT      (5U)
#define CSL_WUGENMPU_WKG_ENB_D_0_WKG_ENB_FOR_INTR101_RESETVAL   (0x00000001U)
#define CSL_WUGENMPU_WKG_ENB_D_0_WKG_ENB_FOR_INTR101_MAX        (0x00000001U)

#define CSL_WUGENMPU_WKG_ENB_D_0_WKG_ENB_FOR_INTR102_MASK       (0x00000040U)
#define CSL_WUGENMPU_WKG_ENB_D_0_WKG_ENB_FOR_INTR102_SHIFT      (6U)
#define CSL_WUGENMPU_WKG_ENB_D_0_WKG_ENB_FOR_INTR102_RESETVAL   (0x00000001U)
#define CSL_WUGENMPU_WKG_ENB_D_0_WKG_ENB_FOR_INTR102_MAX        (0x00000001U)

#define CSL_WUGENMPU_WKG_ENB_D_0_WKG_ENB_FOR_INTR103_MASK       (0x00000080U)
#define CSL_WUGENMPU_WKG_ENB_D_0_WKG_ENB_FOR_INTR103_SHIFT      (7U)
#define CSL_WUGENMPU_WKG_ENB_D_0_WKG_ENB_FOR_INTR103_RESETVAL   (0x00000001U)
#define CSL_WUGENMPU_WKG_ENB_D_0_WKG_ENB_FOR_INTR103_MAX        (0x00000001U)

#define CSL_WUGENMPU_WKG_ENB_D_0_WKG_ENB_FOR_INTR104_MASK       (0x00000100U)
#define CSL_WUGENMPU_WKG_ENB_D_0_WKG_ENB_FOR_INTR104_SHIFT      (8U)
#define CSL_WUGENMPU_WKG_ENB_D_0_WKG_ENB_FOR_INTR104_RESETVAL   (0x00000001U)
#define CSL_WUGENMPU_WKG_ENB_D_0_WKG_ENB_FOR_INTR104_MAX        (0x00000001U)

#define CSL_WUGENMPU_WKG_ENB_D_0_WKG_ENB_FOR_INTR105_MASK       (0x00000200U)
#define CSL_WUGENMPU_WKG_ENB_D_0_WKG_ENB_FOR_INTR105_SHIFT      (9U)
#define CSL_WUGENMPU_WKG_ENB_D_0_WKG_ENB_FOR_INTR105_RESETVAL   (0x00000001U)
#define CSL_WUGENMPU_WKG_ENB_D_0_WKG_ENB_FOR_INTR105_MAX        (0x00000001U)

#define CSL_WUGENMPU_WKG_ENB_D_0_WKG_ENB_FOR_INTR106_MASK       (0x00000400U)
#define CSL_WUGENMPU_WKG_ENB_D_0_WKG_ENB_FOR_INTR106_SHIFT      (10U)
#define CSL_WUGENMPU_WKG_ENB_D_0_WKG_ENB_FOR_INTR106_RESETVAL   (0x00000001U)
#define CSL_WUGENMPU_WKG_ENB_D_0_WKG_ENB_FOR_INTR106_MAX        (0x00000001U)

#define CSL_WUGENMPU_WKG_ENB_D_0_WKG_ENB_FOR_INTR107_MASK       (0x00000800U)
#define CSL_WUGENMPU_WKG_ENB_D_0_WKG_ENB_FOR_INTR107_SHIFT      (11U)
#define CSL_WUGENMPU_WKG_ENB_D_0_WKG_ENB_FOR_INTR107_RESETVAL   (0x00000001U)
#define CSL_WUGENMPU_WKG_ENB_D_0_WKG_ENB_FOR_INTR107_MAX        (0x00000001U)

#define CSL_WUGENMPU_WKG_ENB_D_0_WKG_ENB_FOR_INTR108_MASK       (0x00001000U)
#define CSL_WUGENMPU_WKG_ENB_D_0_WKG_ENB_FOR_INTR108_SHIFT      (12U)
#define CSL_WUGENMPU_WKG_ENB_D_0_WKG_ENB_FOR_INTR108_RESETVAL   (0x00000001U)
#define CSL_WUGENMPU_WKG_ENB_D_0_WKG_ENB_FOR_INTR108_MAX        (0x00000001U)

#define CSL_WUGENMPU_WKG_ENB_D_0_WKG_ENB_FOR_INTR109_MASK       (0x00002000U)
#define CSL_WUGENMPU_WKG_ENB_D_0_WKG_ENB_FOR_INTR109_SHIFT      (13U)
#define CSL_WUGENMPU_WKG_ENB_D_0_WKG_ENB_FOR_INTR109_RESETVAL   (0x00000001U)
#define CSL_WUGENMPU_WKG_ENB_D_0_WKG_ENB_FOR_INTR109_MAX        (0x00000001U)

#define CSL_WUGENMPU_WKG_ENB_D_0_WKG_ENB_FOR_INTR110_MASK       (0x00004000U)
#define CSL_WUGENMPU_WKG_ENB_D_0_WKG_ENB_FOR_INTR110_SHIFT      (14U)
#define CSL_WUGENMPU_WKG_ENB_D_0_WKG_ENB_FOR_INTR110_RESETVAL   (0x00000001U)
#define CSL_WUGENMPU_WKG_ENB_D_0_WKG_ENB_FOR_INTR110_MAX        (0x00000001U)

#define CSL_WUGENMPU_WKG_ENB_D_0_WKG_ENB_FOR_INTR111_MASK       (0x00008000U)
#define CSL_WUGENMPU_WKG_ENB_D_0_WKG_ENB_FOR_INTR111_SHIFT      (15U)
#define CSL_WUGENMPU_WKG_ENB_D_0_WKG_ENB_FOR_INTR111_RESETVAL   (0x00000001U)
#define CSL_WUGENMPU_WKG_ENB_D_0_WKG_ENB_FOR_INTR111_MAX        (0x00000001U)

#define CSL_WUGENMPU_WKG_ENB_D_0_WKG_ENB_FOR_INTR112_MASK       (0x00010000U)
#define CSL_WUGENMPU_WKG_ENB_D_0_WKG_ENB_FOR_INTR112_SHIFT      (16U)
#define CSL_WUGENMPU_WKG_ENB_D_0_WKG_ENB_FOR_INTR112_RESETVAL   (0x00000001U)
#define CSL_WUGENMPU_WKG_ENB_D_0_WKG_ENB_FOR_INTR112_MAX        (0x00000001U)

#define CSL_WUGENMPU_WKG_ENB_D_0_WKG_ENB_FOR_INTR113_MASK       (0x00020000U)
#define CSL_WUGENMPU_WKG_ENB_D_0_WKG_ENB_FOR_INTR113_SHIFT      (17U)
#define CSL_WUGENMPU_WKG_ENB_D_0_WKG_ENB_FOR_INTR113_RESETVAL   (0x00000001U)
#define CSL_WUGENMPU_WKG_ENB_D_0_WKG_ENB_FOR_INTR113_MAX        (0x00000001U)

#define CSL_WUGENMPU_WKG_ENB_D_0_WKG_ENB_FOR_INTR114_MASK       (0x00040000U)
#define CSL_WUGENMPU_WKG_ENB_D_0_WKG_ENB_FOR_INTR114_SHIFT      (18U)
#define CSL_WUGENMPU_WKG_ENB_D_0_WKG_ENB_FOR_INTR114_RESETVAL   (0x00000001U)
#define CSL_WUGENMPU_WKG_ENB_D_0_WKG_ENB_FOR_INTR114_MAX        (0x00000001U)

#define CSL_WUGENMPU_WKG_ENB_D_0_WKG_ENB_FOR_INTR115_MASK       (0x00080000U)
#define CSL_WUGENMPU_WKG_ENB_D_0_WKG_ENB_FOR_INTR115_SHIFT      (19U)
#define CSL_WUGENMPU_WKG_ENB_D_0_WKG_ENB_FOR_INTR115_RESETVAL   (0x00000001U)
#define CSL_WUGENMPU_WKG_ENB_D_0_WKG_ENB_FOR_INTR115_MAX        (0x00000001U)

#define CSL_WUGENMPU_WKG_ENB_D_0_WKG_ENB_FOR_INTR116_MASK       (0x00100000U)
#define CSL_WUGENMPU_WKG_ENB_D_0_WKG_ENB_FOR_INTR116_SHIFT      (20U)
#define CSL_WUGENMPU_WKG_ENB_D_0_WKG_ENB_FOR_INTR116_RESETVAL   (0x00000001U)
#define CSL_WUGENMPU_WKG_ENB_D_0_WKG_ENB_FOR_INTR116_MAX        (0x00000001U)

#define CSL_WUGENMPU_WKG_ENB_D_0_WKG_ENB_FOR_INTR117_MASK       (0x00200000U)
#define CSL_WUGENMPU_WKG_ENB_D_0_WKG_ENB_FOR_INTR117_SHIFT      (21U)
#define CSL_WUGENMPU_WKG_ENB_D_0_WKG_ENB_FOR_INTR117_RESETVAL   (0x00000001U)
#define CSL_WUGENMPU_WKG_ENB_D_0_WKG_ENB_FOR_INTR117_MAX        (0x00000001U)

#define CSL_WUGENMPU_WKG_ENB_D_0_WKG_ENB_FOR_INTR118_MASK       (0x00400000U)
#define CSL_WUGENMPU_WKG_ENB_D_0_WKG_ENB_FOR_INTR118_SHIFT      (22U)
#define CSL_WUGENMPU_WKG_ENB_D_0_WKG_ENB_FOR_INTR118_RESETVAL   (0x00000001U)
#define CSL_WUGENMPU_WKG_ENB_D_0_WKG_ENB_FOR_INTR118_MAX        (0x00000001U)

#define CSL_WUGENMPU_WKG_ENB_D_0_WKG_ENB_FOR_INTR119_MASK       (0x00800000U)
#define CSL_WUGENMPU_WKG_ENB_D_0_WKG_ENB_FOR_INTR119_SHIFT      (23U)
#define CSL_WUGENMPU_WKG_ENB_D_0_WKG_ENB_FOR_INTR119_RESETVAL   (0x00000001U)
#define CSL_WUGENMPU_WKG_ENB_D_0_WKG_ENB_FOR_INTR119_MAX        (0x00000001U)

#define CSL_WUGENMPU_WKG_ENB_D_0_WKG_ENB_FOR_INTR120_MASK       (0x01000000U)
#define CSL_WUGENMPU_WKG_ENB_D_0_WKG_ENB_FOR_INTR120_SHIFT      (24U)
#define CSL_WUGENMPU_WKG_ENB_D_0_WKG_ENB_FOR_INTR120_RESETVAL   (0x00000001U)
#define CSL_WUGENMPU_WKG_ENB_D_0_WKG_ENB_FOR_INTR120_MAX        (0x00000001U)

#define CSL_WUGENMPU_WKG_ENB_D_0_WKG_ENB_FOR_INTR121_MASK       (0x02000000U)
#define CSL_WUGENMPU_WKG_ENB_D_0_WKG_ENB_FOR_INTR121_SHIFT      (25U)
#define CSL_WUGENMPU_WKG_ENB_D_0_WKG_ENB_FOR_INTR121_RESETVAL   (0x00000001U)
#define CSL_WUGENMPU_WKG_ENB_D_0_WKG_ENB_FOR_INTR121_MAX        (0x00000001U)

#define CSL_WUGENMPU_WKG_ENB_D_0_WKG_ENB_FOR_INTR122_MASK       (0x04000000U)
#define CSL_WUGENMPU_WKG_ENB_D_0_WKG_ENB_FOR_INTR122_SHIFT      (26U)
#define CSL_WUGENMPU_WKG_ENB_D_0_WKG_ENB_FOR_INTR122_RESETVAL   (0x00000001U)
#define CSL_WUGENMPU_WKG_ENB_D_0_WKG_ENB_FOR_INTR122_MAX        (0x00000001U)

#define CSL_WUGENMPU_WKG_ENB_D_0_WKG_ENB_FOR_INTR123_MASK       (0x08000000U)
#define CSL_WUGENMPU_WKG_ENB_D_0_WKG_ENB_FOR_INTR123_SHIFT      (27U)
#define CSL_WUGENMPU_WKG_ENB_D_0_WKG_ENB_FOR_INTR123_RESETVAL   (0x00000001U)
#define CSL_WUGENMPU_WKG_ENB_D_0_WKG_ENB_FOR_INTR123_MAX        (0x00000001U)

#define CSL_WUGENMPU_WKG_ENB_D_0_WKG_ENB_FOR_INTR124_MASK       (0x10000000U)
#define CSL_WUGENMPU_WKG_ENB_D_0_WKG_ENB_FOR_INTR124_SHIFT      (28U)
#define CSL_WUGENMPU_WKG_ENB_D_0_WKG_ENB_FOR_INTR124_RESETVAL   (0x00000001U)
#define CSL_WUGENMPU_WKG_ENB_D_0_WKG_ENB_FOR_INTR124_MAX        (0x00000001U)

#define CSL_WUGENMPU_WKG_ENB_D_0_WKG_ENB_FOR_INTR125_MASK       (0x20000000U)
#define CSL_WUGENMPU_WKG_ENB_D_0_WKG_ENB_FOR_INTR125_SHIFT      (29U)
#define CSL_WUGENMPU_WKG_ENB_D_0_WKG_ENB_FOR_INTR125_RESETVAL   (0x00000001U)
#define CSL_WUGENMPU_WKG_ENB_D_0_WKG_ENB_FOR_INTR125_MAX        (0x00000001U)

#define CSL_WUGENMPU_WKG_ENB_D_0_WKG_ENB_FOR_INTR126_MASK       (0x40000000U)
#define CSL_WUGENMPU_WKG_ENB_D_0_WKG_ENB_FOR_INTR126_SHIFT      (30U)
#define CSL_WUGENMPU_WKG_ENB_D_0_WKG_ENB_FOR_INTR126_RESETVAL   (0x00000001U)
#define CSL_WUGENMPU_WKG_ENB_D_0_WKG_ENB_FOR_INTR126_MAX        (0x00000001U)

#define CSL_WUGENMPU_WKG_ENB_D_0_WKG_ENB_FOR_INTR127_MASK       (0x80000000U)
#define CSL_WUGENMPU_WKG_ENB_D_0_WKG_ENB_FOR_INTR127_SHIFT      (31U)
#define CSL_WUGENMPU_WKG_ENB_D_0_WKG_ENB_FOR_INTR127_RESETVAL   (0x00000001U)
#define CSL_WUGENMPU_WKG_ENB_D_0_WKG_ENB_FOR_INTR127_MAX        (0x00000001U)

#define CSL_WUGENMPU_WKG_ENB_D_0_RESETVAL                       (0xffffffffU)

/* WKG_ENB_E_0 */

#define CSL_WUGENMPU_WKG_ENB_E_0_WKG_ENB_FOR_INTR128_MASK       (0x00000001U)
#define CSL_WUGENMPU_WKG_ENB_E_0_WKG_ENB_FOR_INTR128_SHIFT      (0U)
#define CSL_WUGENMPU_WKG_ENB_E_0_WKG_ENB_FOR_INTR128_RESETVAL   (0x00000001U)
#define CSL_WUGENMPU_WKG_ENB_E_0_WKG_ENB_FOR_INTR128_MAX        (0x00000001U)

#define CSL_WUGENMPU_WKG_ENB_E_0_WKG_ENB_FOR_INTR129_MASK       (0x00000002U)
#define CSL_WUGENMPU_WKG_ENB_E_0_WKG_ENB_FOR_INTR129_SHIFT      (1U)
#define CSL_WUGENMPU_WKG_ENB_E_0_WKG_ENB_FOR_INTR129_RESETVAL   (0x00000001U)
#define CSL_WUGENMPU_WKG_ENB_E_0_WKG_ENB_FOR_INTR129_MAX        (0x00000001U)

#define CSL_WUGENMPU_WKG_ENB_E_0_WKG_ENB_FOR_INTR130_MASK       (0x00000004U)
#define CSL_WUGENMPU_WKG_ENB_E_0_WKG_ENB_FOR_INTR130_SHIFT      (2U)
#define CSL_WUGENMPU_WKG_ENB_E_0_WKG_ENB_FOR_INTR130_RESETVAL   (0x00000001U)
#define CSL_WUGENMPU_WKG_ENB_E_0_WKG_ENB_FOR_INTR130_MAX        (0x00000001U)

#define CSL_WUGENMPU_WKG_ENB_E_0_WKG_ENB_FOR_INTR131_MASK       (0x00000008U)
#define CSL_WUGENMPU_WKG_ENB_E_0_WKG_ENB_FOR_INTR131_SHIFT      (3U)
#define CSL_WUGENMPU_WKG_ENB_E_0_WKG_ENB_FOR_INTR131_RESETVAL   (0x00000001U)
#define CSL_WUGENMPU_WKG_ENB_E_0_WKG_ENB_FOR_INTR131_MAX        (0x00000001U)

#define CSL_WUGENMPU_WKG_ENB_E_0_WKG_ENB_FOR_INTR132_MASK       (0x00000010U)
#define CSL_WUGENMPU_WKG_ENB_E_0_WKG_ENB_FOR_INTR132_SHIFT      (4U)
#define CSL_WUGENMPU_WKG_ENB_E_0_WKG_ENB_FOR_INTR132_RESETVAL   (0x00000001U)
#define CSL_WUGENMPU_WKG_ENB_E_0_WKG_ENB_FOR_INTR132_MAX        (0x00000001U)

#define CSL_WUGENMPU_WKG_ENB_E_0_WKG_ENB_FOR_INTR133_MASK       (0x00000020U)
#define CSL_WUGENMPU_WKG_ENB_E_0_WKG_ENB_FOR_INTR133_SHIFT      (5U)
#define CSL_WUGENMPU_WKG_ENB_E_0_WKG_ENB_FOR_INTR133_RESETVAL   (0x00000001U)
#define CSL_WUGENMPU_WKG_ENB_E_0_WKG_ENB_FOR_INTR133_MAX        (0x00000001U)

#define CSL_WUGENMPU_WKG_ENB_E_0_WKG_ENB_FOR_INTR134_MASK       (0x00000040U)
#define CSL_WUGENMPU_WKG_ENB_E_0_WKG_ENB_FOR_INTR134_SHIFT      (6U)
#define CSL_WUGENMPU_WKG_ENB_E_0_WKG_ENB_FOR_INTR134_RESETVAL   (0x00000001U)
#define CSL_WUGENMPU_WKG_ENB_E_0_WKG_ENB_FOR_INTR134_MAX        (0x00000001U)

#define CSL_WUGENMPU_WKG_ENB_E_0_WKG_ENB_FOR_INTR135_MASK       (0x00000080U)
#define CSL_WUGENMPU_WKG_ENB_E_0_WKG_ENB_FOR_INTR135_SHIFT      (7U)
#define CSL_WUGENMPU_WKG_ENB_E_0_WKG_ENB_FOR_INTR135_RESETVAL   (0x00000001U)
#define CSL_WUGENMPU_WKG_ENB_E_0_WKG_ENB_FOR_INTR135_MAX        (0x00000001U)

#define CSL_WUGENMPU_WKG_ENB_E_0_WKG_ENB_FOR_INTR136_MASK       (0x00000100U)
#define CSL_WUGENMPU_WKG_ENB_E_0_WKG_ENB_FOR_INTR136_SHIFT      (8U)
#define CSL_WUGENMPU_WKG_ENB_E_0_WKG_ENB_FOR_INTR136_RESETVAL   (0x00000001U)
#define CSL_WUGENMPU_WKG_ENB_E_0_WKG_ENB_FOR_INTR136_MAX        (0x00000001U)

#define CSL_WUGENMPU_WKG_ENB_E_0_WKG_ENB_FOR_INTR137_MASK       (0x00000200U)
#define CSL_WUGENMPU_WKG_ENB_E_0_WKG_ENB_FOR_INTR137_SHIFT      (9U)
#define CSL_WUGENMPU_WKG_ENB_E_0_WKG_ENB_FOR_INTR137_RESETVAL   (0x00000001U)
#define CSL_WUGENMPU_WKG_ENB_E_0_WKG_ENB_FOR_INTR137_MAX        (0x00000001U)

#define CSL_WUGENMPU_WKG_ENB_E_0_WKG_ENB_FOR_INTR138_MASK       (0x00000400U)
#define CSL_WUGENMPU_WKG_ENB_E_0_WKG_ENB_FOR_INTR138_SHIFT      (10U)
#define CSL_WUGENMPU_WKG_ENB_E_0_WKG_ENB_FOR_INTR138_RESETVAL   (0x00000001U)
#define CSL_WUGENMPU_WKG_ENB_E_0_WKG_ENB_FOR_INTR138_MAX        (0x00000001U)

#define CSL_WUGENMPU_WKG_ENB_E_0_WKG_ENB_FOR_INTR139_MASK       (0x00000800U)
#define CSL_WUGENMPU_WKG_ENB_E_0_WKG_ENB_FOR_INTR139_SHIFT      (11U)
#define CSL_WUGENMPU_WKG_ENB_E_0_WKG_ENB_FOR_INTR139_RESETVAL   (0x00000001U)
#define CSL_WUGENMPU_WKG_ENB_E_0_WKG_ENB_FOR_INTR139_MAX        (0x00000001U)

#define CSL_WUGENMPU_WKG_ENB_E_0_WKG_ENB_FOR_INTR140_MASK       (0x00001000U)
#define CSL_WUGENMPU_WKG_ENB_E_0_WKG_ENB_FOR_INTR140_SHIFT      (12U)
#define CSL_WUGENMPU_WKG_ENB_E_0_WKG_ENB_FOR_INTR140_RESETVAL   (0x00000001U)
#define CSL_WUGENMPU_WKG_ENB_E_0_WKG_ENB_FOR_INTR140_MAX        (0x00000001U)

#define CSL_WUGENMPU_WKG_ENB_E_0_WKG_ENB_FOR_INTR141_MASK       (0x00002000U)
#define CSL_WUGENMPU_WKG_ENB_E_0_WKG_ENB_FOR_INTR141_SHIFT      (13U)
#define CSL_WUGENMPU_WKG_ENB_E_0_WKG_ENB_FOR_INTR141_RESETVAL   (0x00000001U)
#define CSL_WUGENMPU_WKG_ENB_E_0_WKG_ENB_FOR_INTR141_MAX        (0x00000001U)

#define CSL_WUGENMPU_WKG_ENB_E_0_WKG_ENB_FOR_INTR142_MASK       (0x00004000U)
#define CSL_WUGENMPU_WKG_ENB_E_0_WKG_ENB_FOR_INTR142_SHIFT      (14U)
#define CSL_WUGENMPU_WKG_ENB_E_0_WKG_ENB_FOR_INTR142_RESETVAL   (0x00000001U)
#define CSL_WUGENMPU_WKG_ENB_E_0_WKG_ENB_FOR_INTR142_MAX        (0x00000001U)

#define CSL_WUGENMPU_WKG_ENB_E_0_WKG_ENB_FOR_INTR143_MASK       (0x00008000U)
#define CSL_WUGENMPU_WKG_ENB_E_0_WKG_ENB_FOR_INTR143_SHIFT      (15U)
#define CSL_WUGENMPU_WKG_ENB_E_0_WKG_ENB_FOR_INTR143_RESETVAL   (0x00000001U)
#define CSL_WUGENMPU_WKG_ENB_E_0_WKG_ENB_FOR_INTR143_MAX        (0x00000001U)

#define CSL_WUGENMPU_WKG_ENB_E_0_WKG_ENB_FOR_INTR144_MASK       (0x00010000U)
#define CSL_WUGENMPU_WKG_ENB_E_0_WKG_ENB_FOR_INTR144_SHIFT      (16U)
#define CSL_WUGENMPU_WKG_ENB_E_0_WKG_ENB_FOR_INTR144_RESETVAL   (0x00000001U)
#define CSL_WUGENMPU_WKG_ENB_E_0_WKG_ENB_FOR_INTR144_MAX        (0x00000001U)

#define CSL_WUGENMPU_WKG_ENB_E_0_WKG_ENB_FOR_INTR145_MASK       (0x00020000U)
#define CSL_WUGENMPU_WKG_ENB_E_0_WKG_ENB_FOR_INTR145_SHIFT      (17U)
#define CSL_WUGENMPU_WKG_ENB_E_0_WKG_ENB_FOR_INTR145_RESETVAL   (0x00000001U)
#define CSL_WUGENMPU_WKG_ENB_E_0_WKG_ENB_FOR_INTR145_MAX        (0x00000001U)

#define CSL_WUGENMPU_WKG_ENB_E_0_WKG_ENB_FOR_INTR146_MASK       (0x00040000U)
#define CSL_WUGENMPU_WKG_ENB_E_0_WKG_ENB_FOR_INTR146_SHIFT      (18U)
#define CSL_WUGENMPU_WKG_ENB_E_0_WKG_ENB_FOR_INTR146_RESETVAL   (0x00000001U)
#define CSL_WUGENMPU_WKG_ENB_E_0_WKG_ENB_FOR_INTR146_MAX        (0x00000001U)

#define CSL_WUGENMPU_WKG_ENB_E_0_WKG_ENB_FOR_INTR147_MASK       (0x00080000U)
#define CSL_WUGENMPU_WKG_ENB_E_0_WKG_ENB_FOR_INTR147_SHIFT      (19U)
#define CSL_WUGENMPU_WKG_ENB_E_0_WKG_ENB_FOR_INTR147_RESETVAL   (0x00000001U)
#define CSL_WUGENMPU_WKG_ENB_E_0_WKG_ENB_FOR_INTR147_MAX        (0x00000001U)

#define CSL_WUGENMPU_WKG_ENB_E_0_WKG_ENB_FOR_INTR148_MASK       (0x00100000U)
#define CSL_WUGENMPU_WKG_ENB_E_0_WKG_ENB_FOR_INTR148_SHIFT      (20U)
#define CSL_WUGENMPU_WKG_ENB_E_0_WKG_ENB_FOR_INTR148_RESETVAL   (0x00000001U)
#define CSL_WUGENMPU_WKG_ENB_E_0_WKG_ENB_FOR_INTR148_MAX        (0x00000001U)

#define CSL_WUGENMPU_WKG_ENB_E_0_WKG_ENB_FOR_INTR149_MASK       (0x00200000U)
#define CSL_WUGENMPU_WKG_ENB_E_0_WKG_ENB_FOR_INTR149_SHIFT      (21U)
#define CSL_WUGENMPU_WKG_ENB_E_0_WKG_ENB_FOR_INTR149_RESETVAL   (0x00000001U)
#define CSL_WUGENMPU_WKG_ENB_E_0_WKG_ENB_FOR_INTR149_MAX        (0x00000001U)

#define CSL_WUGENMPU_WKG_ENB_E_0_WKG_ENB_FOR_INTR150_MASK       (0x00400000U)
#define CSL_WUGENMPU_WKG_ENB_E_0_WKG_ENB_FOR_INTR150_SHIFT      (22U)
#define CSL_WUGENMPU_WKG_ENB_E_0_WKG_ENB_FOR_INTR150_RESETVAL   (0x00000001U)
#define CSL_WUGENMPU_WKG_ENB_E_0_WKG_ENB_FOR_INTR150_MAX        (0x00000001U)

#define CSL_WUGENMPU_WKG_ENB_E_0_WKG_ENB_FOR_INTR151_MASK       (0x00800000U)
#define CSL_WUGENMPU_WKG_ENB_E_0_WKG_ENB_FOR_INTR151_SHIFT      (23U)
#define CSL_WUGENMPU_WKG_ENB_E_0_WKG_ENB_FOR_INTR151_RESETVAL   (0x00000001U)
#define CSL_WUGENMPU_WKG_ENB_E_0_WKG_ENB_FOR_INTR151_MAX        (0x00000001U)

#define CSL_WUGENMPU_WKG_ENB_E_0_WKG_ENB_FOR_INTR152_MASK       (0x01000000U)
#define CSL_WUGENMPU_WKG_ENB_E_0_WKG_ENB_FOR_INTR152_SHIFT      (24U)
#define CSL_WUGENMPU_WKG_ENB_E_0_WKG_ENB_FOR_INTR152_RESETVAL   (0x00000001U)
#define CSL_WUGENMPU_WKG_ENB_E_0_WKG_ENB_FOR_INTR152_MAX        (0x00000001U)

#define CSL_WUGENMPU_WKG_ENB_E_0_WKG_ENB_FOR_INTR153_MASK       (0x02000000U)
#define CSL_WUGENMPU_WKG_ENB_E_0_WKG_ENB_FOR_INTR153_SHIFT      (25U)
#define CSL_WUGENMPU_WKG_ENB_E_0_WKG_ENB_FOR_INTR153_RESETVAL   (0x00000001U)
#define CSL_WUGENMPU_WKG_ENB_E_0_WKG_ENB_FOR_INTR153_MAX        (0x00000001U)

#define CSL_WUGENMPU_WKG_ENB_E_0_WKG_ENB_FOR_INTR154_MASK       (0x04000000U)
#define CSL_WUGENMPU_WKG_ENB_E_0_WKG_ENB_FOR_INTR154_SHIFT      (26U)
#define CSL_WUGENMPU_WKG_ENB_E_0_WKG_ENB_FOR_INTR154_RESETVAL   (0x00000001U)
#define CSL_WUGENMPU_WKG_ENB_E_0_WKG_ENB_FOR_INTR154_MAX        (0x00000001U)

#define CSL_WUGENMPU_WKG_ENB_E_0_WKG_ENB_FOR_INTR155_MASK       (0x08000000U)
#define CSL_WUGENMPU_WKG_ENB_E_0_WKG_ENB_FOR_INTR155_SHIFT      (27U)
#define CSL_WUGENMPU_WKG_ENB_E_0_WKG_ENB_FOR_INTR155_RESETVAL   (0x00000001U)
#define CSL_WUGENMPU_WKG_ENB_E_0_WKG_ENB_FOR_INTR155_MAX        (0x00000001U)

#define CSL_WUGENMPU_WKG_ENB_E_0_WKG_ENB_FOR_INTR156_MASK       (0x10000000U)
#define CSL_WUGENMPU_WKG_ENB_E_0_WKG_ENB_FOR_INTR156_SHIFT      (28U)
#define CSL_WUGENMPU_WKG_ENB_E_0_WKG_ENB_FOR_INTR156_RESETVAL   (0x00000001U)
#define CSL_WUGENMPU_WKG_ENB_E_0_WKG_ENB_FOR_INTR156_MAX        (0x00000001U)

#define CSL_WUGENMPU_WKG_ENB_E_0_WKG_ENB_FOR_INTR157_MASK       (0x20000000U)
#define CSL_WUGENMPU_WKG_ENB_E_0_WKG_ENB_FOR_INTR157_SHIFT      (29U)
#define CSL_WUGENMPU_WKG_ENB_E_0_WKG_ENB_FOR_INTR157_RESETVAL   (0x00000001U)
#define CSL_WUGENMPU_WKG_ENB_E_0_WKG_ENB_FOR_INTR157_MAX        (0x00000001U)

#define CSL_WUGENMPU_WKG_ENB_E_0_WKG_ENB_FOR_INTR158_MASK       (0x40000000U)
#define CSL_WUGENMPU_WKG_ENB_E_0_WKG_ENB_FOR_INTR158_SHIFT      (30U)
#define CSL_WUGENMPU_WKG_ENB_E_0_WKG_ENB_FOR_INTR158_RESETVAL   (0x00000001U)
#define CSL_WUGENMPU_WKG_ENB_E_0_WKG_ENB_FOR_INTR158_MAX        (0x00000001U)

#define CSL_WUGENMPU_WKG_ENB_E_0_WKG_ENB_FOR_INTR159_MASK       (0x80000000U)
#define CSL_WUGENMPU_WKG_ENB_E_0_WKG_ENB_FOR_INTR159_SHIFT      (31U)
#define CSL_WUGENMPU_WKG_ENB_E_0_WKG_ENB_FOR_INTR159_RESETVAL   (0x00000001U)
#define CSL_WUGENMPU_WKG_ENB_E_0_WKG_ENB_FOR_INTR159_MAX        (0x00000001U)

#define CSL_WUGENMPU_WKG_ENB_E_0_RESETVAL                       (0xffffffffU)

/* WKG_ENB_SECURE_A_0 */

#define CSL_WUGENMPU_WKG_ENB_SECURE_A_0_WKG_ENB_SECURE_FOR_INTR0_MASK  (0x00000001U)
#define CSL_WUGENMPU_WKG_ENB_SECURE_A_0_WKG_ENB_SECURE_FOR_INTR0_SHIFT  (0U)
#define CSL_WUGENMPU_WKG_ENB_SECURE_A_0_WKG_ENB_SECURE_FOR_INTR0_RESETVAL  (0x00000001U)
#define CSL_WUGENMPU_WKG_ENB_SECURE_A_0_WKG_ENB_SECURE_FOR_INTR0_MAX  (0x00000001U)

#define CSL_WUGENMPU_WKG_ENB_SECURE_A_0_WKG_ENB_SECURE_FOR_INTR1_MASK  (0x00000002U)
#define CSL_WUGENMPU_WKG_ENB_SECURE_A_0_WKG_ENB_SECURE_FOR_INTR1_SHIFT  (1U)
#define CSL_WUGENMPU_WKG_ENB_SECURE_A_0_WKG_ENB_SECURE_FOR_INTR1_RESETVAL  (0x00000001U)
#define CSL_WUGENMPU_WKG_ENB_SECURE_A_0_WKG_ENB_SECURE_FOR_INTR1_MAX  (0x00000001U)

#define CSL_WUGENMPU_WKG_ENB_SECURE_A_0_WKG_ENB_SECURE_FOR_INTR2_MASK  (0x00000004U)
#define CSL_WUGENMPU_WKG_ENB_SECURE_A_0_WKG_ENB_SECURE_FOR_INTR2_SHIFT  (2U)
#define CSL_WUGENMPU_WKG_ENB_SECURE_A_0_WKG_ENB_SECURE_FOR_INTR2_RESETVAL  (0x00000001U)
#define CSL_WUGENMPU_WKG_ENB_SECURE_A_0_WKG_ENB_SECURE_FOR_INTR2_MAX  (0x00000001U)

#define CSL_WUGENMPU_WKG_ENB_SECURE_A_0_WKG_ENB_SECURE_FOR_INTR3_MASK  (0x00000008U)
#define CSL_WUGENMPU_WKG_ENB_SECURE_A_0_WKG_ENB_SECURE_FOR_INTR3_SHIFT  (3U)
#define CSL_WUGENMPU_WKG_ENB_SECURE_A_0_WKG_ENB_SECURE_FOR_INTR3_RESETVAL  (0x00000001U)
#define CSL_WUGENMPU_WKG_ENB_SECURE_A_0_WKG_ENB_SECURE_FOR_INTR3_MAX  (0x00000001U)

#define CSL_WUGENMPU_WKG_ENB_SECURE_A_0_WKG_ENB_SECURE_FOR_INTR4_MASK  (0x00000010U)
#define CSL_WUGENMPU_WKG_ENB_SECURE_A_0_WKG_ENB_SECURE_FOR_INTR4_SHIFT  (4U)
#define CSL_WUGENMPU_WKG_ENB_SECURE_A_0_WKG_ENB_SECURE_FOR_INTR4_RESETVAL  (0x00000001U)
#define CSL_WUGENMPU_WKG_ENB_SECURE_A_0_WKG_ENB_SECURE_FOR_INTR4_MAX  (0x00000001U)

#define CSL_WUGENMPU_WKG_ENB_SECURE_A_0_WKG_ENB_SECURE_FOR_INTR5_MASK  (0x00000020U)
#define CSL_WUGENMPU_WKG_ENB_SECURE_A_0_WKG_ENB_SECURE_FOR_INTR5_SHIFT  (5U)
#define CSL_WUGENMPU_WKG_ENB_SECURE_A_0_WKG_ENB_SECURE_FOR_INTR5_RESETVAL  (0x00000001U)
#define CSL_WUGENMPU_WKG_ENB_SECURE_A_0_WKG_ENB_SECURE_FOR_INTR5_MAX  (0x00000001U)

#define CSL_WUGENMPU_WKG_ENB_SECURE_A_0_WKG_ENB_SECURE_FOR_INTR6_MASK  (0x00000040U)
#define CSL_WUGENMPU_WKG_ENB_SECURE_A_0_WKG_ENB_SECURE_FOR_INTR6_SHIFT  (6U)
#define CSL_WUGENMPU_WKG_ENB_SECURE_A_0_WKG_ENB_SECURE_FOR_INTR6_RESETVAL  (0x00000001U)
#define CSL_WUGENMPU_WKG_ENB_SECURE_A_0_WKG_ENB_SECURE_FOR_INTR6_MAX  (0x00000001U)

#define CSL_WUGENMPU_WKG_ENB_SECURE_A_0_WKG_ENB_SECURE_FOR_INTR7_MASK  (0x00000080U)
#define CSL_WUGENMPU_WKG_ENB_SECURE_A_0_WKG_ENB_SECURE_FOR_INTR7_SHIFT  (7U)
#define CSL_WUGENMPU_WKG_ENB_SECURE_A_0_WKG_ENB_SECURE_FOR_INTR7_RESETVAL  (0x00000001U)
#define CSL_WUGENMPU_WKG_ENB_SECURE_A_0_WKG_ENB_SECURE_FOR_INTR7_MAX  (0x00000001U)

#define CSL_WUGENMPU_WKG_ENB_SECURE_A_0_WKG_ENB_SECURE_FOR_INTR8_MASK  (0x00000100U)
#define CSL_WUGENMPU_WKG_ENB_SECURE_A_0_WKG_ENB_SECURE_FOR_INTR8_SHIFT  (8U)
#define CSL_WUGENMPU_WKG_ENB_SECURE_A_0_WKG_ENB_SECURE_FOR_INTR8_RESETVAL  (0x00000000U)
#define CSL_WUGENMPU_WKG_ENB_SECURE_A_0_WKG_ENB_SECURE_FOR_INTR8_MAX  (0x00000001U)

#define CSL_WUGENMPU_WKG_ENB_SECURE_A_0_WKG_ENB_SECURE_FOR_INTR9_MASK  (0x00000200U)
#define CSL_WUGENMPU_WKG_ENB_SECURE_A_0_WKG_ENB_SECURE_FOR_INTR9_SHIFT  (9U)
#define CSL_WUGENMPU_WKG_ENB_SECURE_A_0_WKG_ENB_SECURE_FOR_INTR9_RESETVAL  (0x00000001U)
#define CSL_WUGENMPU_WKG_ENB_SECURE_A_0_WKG_ENB_SECURE_FOR_INTR9_MAX  (0x00000001U)

#define CSL_WUGENMPU_WKG_ENB_SECURE_A_0_WKG_ENB_SECURE_FOR_INTR10_MASK  (0x00000400U)
#define CSL_WUGENMPU_WKG_ENB_SECURE_A_0_WKG_ENB_SECURE_FOR_INTR10_SHIFT  (10U)
#define CSL_WUGENMPU_WKG_ENB_SECURE_A_0_WKG_ENB_SECURE_FOR_INTR10_RESETVAL  (0x00000001U)
#define CSL_WUGENMPU_WKG_ENB_SECURE_A_0_WKG_ENB_SECURE_FOR_INTR10_MAX  (0x00000001U)

#define CSL_WUGENMPU_WKG_ENB_SECURE_A_0_WKG_ENB_SECURE_FOR_INTR11_MASK  (0x00000800U)
#define CSL_WUGENMPU_WKG_ENB_SECURE_A_0_WKG_ENB_SECURE_FOR_INTR11_SHIFT  (11U)
#define CSL_WUGENMPU_WKG_ENB_SECURE_A_0_WKG_ENB_SECURE_FOR_INTR11_RESETVAL  (0x00000001U)
#define CSL_WUGENMPU_WKG_ENB_SECURE_A_0_WKG_ENB_SECURE_FOR_INTR11_MAX  (0x00000001U)

#define CSL_WUGENMPU_WKG_ENB_SECURE_A_0_WKG_ENB_SECURE_FOR_INTR12_MASK  (0x00001000U)
#define CSL_WUGENMPU_WKG_ENB_SECURE_A_0_WKG_ENB_SECURE_FOR_INTR12_SHIFT  (12U)
#define CSL_WUGENMPU_WKG_ENB_SECURE_A_0_WKG_ENB_SECURE_FOR_INTR12_RESETVAL  (0x00000001U)
#define CSL_WUGENMPU_WKG_ENB_SECURE_A_0_WKG_ENB_SECURE_FOR_INTR12_MAX  (0x00000001U)

#define CSL_WUGENMPU_WKG_ENB_SECURE_A_0_WKG_ENB_SECURE_FOR_INTR13_MASK  (0x00002000U)
#define CSL_WUGENMPU_WKG_ENB_SECURE_A_0_WKG_ENB_SECURE_FOR_INTR13_SHIFT  (13U)
#define CSL_WUGENMPU_WKG_ENB_SECURE_A_0_WKG_ENB_SECURE_FOR_INTR13_RESETVAL  (0x00000001U)
#define CSL_WUGENMPU_WKG_ENB_SECURE_A_0_WKG_ENB_SECURE_FOR_INTR13_MAX  (0x00000001U)

#define CSL_WUGENMPU_WKG_ENB_SECURE_A_0_WKG_ENB_SECURE_FOR_INTR14_MASK  (0x00004000U)
#define CSL_WUGENMPU_WKG_ENB_SECURE_A_0_WKG_ENB_SECURE_FOR_INTR14_SHIFT  (14U)
#define CSL_WUGENMPU_WKG_ENB_SECURE_A_0_WKG_ENB_SECURE_FOR_INTR14_RESETVAL  (0x00000001U)
#define CSL_WUGENMPU_WKG_ENB_SECURE_A_0_WKG_ENB_SECURE_FOR_INTR14_MAX  (0x00000001U)

#define CSL_WUGENMPU_WKG_ENB_SECURE_A_0_WKG_ENB_SECURE_FOR_INTR15_MASK  (0x00008000U)
#define CSL_WUGENMPU_WKG_ENB_SECURE_A_0_WKG_ENB_SECURE_FOR_INTR15_SHIFT  (15U)
#define CSL_WUGENMPU_WKG_ENB_SECURE_A_0_WKG_ENB_SECURE_FOR_INTR15_RESETVAL  (0x00000001U)
#define CSL_WUGENMPU_WKG_ENB_SECURE_A_0_WKG_ENB_SECURE_FOR_INTR15_MAX  (0x00000001U)

#define CSL_WUGENMPU_WKG_ENB_SECURE_A_0_WKG_ENB_SECURE_FOR_INTR16_MASK  (0x00010000U)
#define CSL_WUGENMPU_WKG_ENB_SECURE_A_0_WKG_ENB_SECURE_FOR_INTR16_SHIFT  (16U)
#define CSL_WUGENMPU_WKG_ENB_SECURE_A_0_WKG_ENB_SECURE_FOR_INTR16_RESETVAL  (0x00000001U)
#define CSL_WUGENMPU_WKG_ENB_SECURE_A_0_WKG_ENB_SECURE_FOR_INTR16_MAX  (0x00000001U)

#define CSL_WUGENMPU_WKG_ENB_SECURE_A_0_WKG_ENB_SECURE_FOR_INTR17_MASK  (0x00020000U)
#define CSL_WUGENMPU_WKG_ENB_SECURE_A_0_WKG_ENB_SECURE_FOR_INTR17_SHIFT  (17U)
#define CSL_WUGENMPU_WKG_ENB_SECURE_A_0_WKG_ENB_SECURE_FOR_INTR17_RESETVAL  (0x00000001U)
#define CSL_WUGENMPU_WKG_ENB_SECURE_A_0_WKG_ENB_SECURE_FOR_INTR17_MAX  (0x00000001U)

#define CSL_WUGENMPU_WKG_ENB_SECURE_A_0_WKG_ENB_SECURE_FOR_INTR18_MASK  (0x00040000U)
#define CSL_WUGENMPU_WKG_ENB_SECURE_A_0_WKG_ENB_SECURE_FOR_INTR18_SHIFT  (18U)
#define CSL_WUGENMPU_WKG_ENB_SECURE_A_0_WKG_ENB_SECURE_FOR_INTR18_RESETVAL  (0x00000001U)
#define CSL_WUGENMPU_WKG_ENB_SECURE_A_0_WKG_ENB_SECURE_FOR_INTR18_MAX  (0x00000001U)

#define CSL_WUGENMPU_WKG_ENB_SECURE_A_0_WKG_ENB_SECURE_FOR_INTR19_MASK  (0x00080000U)
#define CSL_WUGENMPU_WKG_ENB_SECURE_A_0_WKG_ENB_SECURE_FOR_INTR19_SHIFT  (19U)
#define CSL_WUGENMPU_WKG_ENB_SECURE_A_0_WKG_ENB_SECURE_FOR_INTR19_RESETVAL  (0x00000001U)
#define CSL_WUGENMPU_WKG_ENB_SECURE_A_0_WKG_ENB_SECURE_FOR_INTR19_MAX  (0x00000001U)

#define CSL_WUGENMPU_WKG_ENB_SECURE_A_0_WKG_ENB_SECURE_FOR_INTR20_MASK  (0x00100000U)
#define CSL_WUGENMPU_WKG_ENB_SECURE_A_0_WKG_ENB_SECURE_FOR_INTR20_SHIFT  (20U)
#define CSL_WUGENMPU_WKG_ENB_SECURE_A_0_WKG_ENB_SECURE_FOR_INTR20_RESETVAL  (0x00000001U)
#define CSL_WUGENMPU_WKG_ENB_SECURE_A_0_WKG_ENB_SECURE_FOR_INTR20_MAX  (0x00000001U)

#define CSL_WUGENMPU_WKG_ENB_SECURE_A_0_WKG_ENB_SECURE_FOR_INTR21_MASK  (0x00200000U)
#define CSL_WUGENMPU_WKG_ENB_SECURE_A_0_WKG_ENB_SECURE_FOR_INTR21_SHIFT  (21U)
#define CSL_WUGENMPU_WKG_ENB_SECURE_A_0_WKG_ENB_SECURE_FOR_INTR21_RESETVAL  (0x00000001U)
#define CSL_WUGENMPU_WKG_ENB_SECURE_A_0_WKG_ENB_SECURE_FOR_INTR21_MAX  (0x00000001U)

#define CSL_WUGENMPU_WKG_ENB_SECURE_A_0_WKG_ENB_SECURE_FOR_INTR22_MASK  (0x00400000U)
#define CSL_WUGENMPU_WKG_ENB_SECURE_A_0_WKG_ENB_SECURE_FOR_INTR22_SHIFT  (22U)
#define CSL_WUGENMPU_WKG_ENB_SECURE_A_0_WKG_ENB_SECURE_FOR_INTR22_RESETVAL  (0x00000001U)
#define CSL_WUGENMPU_WKG_ENB_SECURE_A_0_WKG_ENB_SECURE_FOR_INTR22_MAX  (0x00000001U)

#define CSL_WUGENMPU_WKG_ENB_SECURE_A_0_WKG_ENB_SECURE_FOR_INTR23_MASK  (0x00800000U)
#define CSL_WUGENMPU_WKG_ENB_SECURE_A_0_WKG_ENB_SECURE_FOR_INTR23_SHIFT  (23U)
#define CSL_WUGENMPU_WKG_ENB_SECURE_A_0_WKG_ENB_SECURE_FOR_INTR23_RESETVAL  (0x00000001U)
#define CSL_WUGENMPU_WKG_ENB_SECURE_A_0_WKG_ENB_SECURE_FOR_INTR23_MAX  (0x00000001U)

#define CSL_WUGENMPU_WKG_ENB_SECURE_A_0_WKG_ENB_SECURE_FOR_INTR24_MASK  (0x01000000U)
#define CSL_WUGENMPU_WKG_ENB_SECURE_A_0_WKG_ENB_SECURE_FOR_INTR24_SHIFT  (24U)
#define CSL_WUGENMPU_WKG_ENB_SECURE_A_0_WKG_ENB_SECURE_FOR_INTR24_RESETVAL  (0x00000001U)
#define CSL_WUGENMPU_WKG_ENB_SECURE_A_0_WKG_ENB_SECURE_FOR_INTR24_MAX  (0x00000001U)

#define CSL_WUGENMPU_WKG_ENB_SECURE_A_0_WKG_ENB_SECURE_FOR_INTR25_MASK  (0x02000000U)
#define CSL_WUGENMPU_WKG_ENB_SECURE_A_0_WKG_ENB_SECURE_FOR_INTR25_SHIFT  (25U)
#define CSL_WUGENMPU_WKG_ENB_SECURE_A_0_WKG_ENB_SECURE_FOR_INTR25_RESETVAL  (0x00000001U)
#define CSL_WUGENMPU_WKG_ENB_SECURE_A_0_WKG_ENB_SECURE_FOR_INTR25_MAX  (0x00000001U)

#define CSL_WUGENMPU_WKG_ENB_SECURE_A_0_WKG_ENB_SECURE_FOR_INTR26_MASK  (0x04000000U)
#define CSL_WUGENMPU_WKG_ENB_SECURE_A_0_WKG_ENB_SECURE_FOR_INTR26_SHIFT  (26U)
#define CSL_WUGENMPU_WKG_ENB_SECURE_A_0_WKG_ENB_SECURE_FOR_INTR26_RESETVAL  (0x00000001U)
#define CSL_WUGENMPU_WKG_ENB_SECURE_A_0_WKG_ENB_SECURE_FOR_INTR26_MAX  (0x00000001U)

#define CSL_WUGENMPU_WKG_ENB_SECURE_A_0_WKG_ENB_SECURE_FOR_INTR27_MASK  (0x08000000U)
#define CSL_WUGENMPU_WKG_ENB_SECURE_A_0_WKG_ENB_SECURE_FOR_INTR27_SHIFT  (27U)
#define CSL_WUGENMPU_WKG_ENB_SECURE_A_0_WKG_ENB_SECURE_FOR_INTR27_RESETVAL  (0x00000001U)
#define CSL_WUGENMPU_WKG_ENB_SECURE_A_0_WKG_ENB_SECURE_FOR_INTR27_MAX  (0x00000001U)

#define CSL_WUGENMPU_WKG_ENB_SECURE_A_0_WKG_ENB_SECURE_FOR_INTR28_MASK  (0x10000000U)
#define CSL_WUGENMPU_WKG_ENB_SECURE_A_0_WKG_ENB_SECURE_FOR_INTR28_SHIFT  (28U)
#define CSL_WUGENMPU_WKG_ENB_SECURE_A_0_WKG_ENB_SECURE_FOR_INTR28_RESETVAL  (0x00000001U)
#define CSL_WUGENMPU_WKG_ENB_SECURE_A_0_WKG_ENB_SECURE_FOR_INTR28_MAX  (0x00000001U)

#define CSL_WUGENMPU_WKG_ENB_SECURE_A_0_WKG_ENB_SECURE_FOR_INTR29_MASK  (0x20000000U)
#define CSL_WUGENMPU_WKG_ENB_SECURE_A_0_WKG_ENB_SECURE_FOR_INTR29_SHIFT  (29U)
#define CSL_WUGENMPU_WKG_ENB_SECURE_A_0_WKG_ENB_SECURE_FOR_INTR29_RESETVAL  (0x00000001U)
#define CSL_WUGENMPU_WKG_ENB_SECURE_A_0_WKG_ENB_SECURE_FOR_INTR29_MAX  (0x00000001U)

#define CSL_WUGENMPU_WKG_ENB_SECURE_A_0_WKG_ENB_SECURE_FOR_INTR30_MASK  (0x40000000U)
#define CSL_WUGENMPU_WKG_ENB_SECURE_A_0_WKG_ENB_SECURE_FOR_INTR30_SHIFT  (30U)
#define CSL_WUGENMPU_WKG_ENB_SECURE_A_0_WKG_ENB_SECURE_FOR_INTR30_RESETVAL  (0x00000001U)
#define CSL_WUGENMPU_WKG_ENB_SECURE_A_0_WKG_ENB_SECURE_FOR_INTR30_MAX  (0x00000001U)

#define CSL_WUGENMPU_WKG_ENB_SECURE_A_0_WKG_ENB_SECURE_FOR_INTR31_MASK  (0x80000000U)
#define CSL_WUGENMPU_WKG_ENB_SECURE_A_0_WKG_ENB_SECURE_FOR_INTR31_SHIFT  (31U)
#define CSL_WUGENMPU_WKG_ENB_SECURE_A_0_WKG_ENB_SECURE_FOR_INTR31_RESETVAL  (0x00000001U)
#define CSL_WUGENMPU_WKG_ENB_SECURE_A_0_WKG_ENB_SECURE_FOR_INTR31_MAX  (0x00000001U)

#define CSL_WUGENMPU_WKG_ENB_SECURE_A_0_RESETVAL                (0xfffffeffU)

/* WKG_ENB_SECURE_B_0 */

#define CSL_WUGENMPU_WKG_ENB_SECURE_B_0_WKG_ENB_SECURE_FOR_INTR32_MASK  (0x00000001U)
#define CSL_WUGENMPU_WKG_ENB_SECURE_B_0_WKG_ENB_SECURE_FOR_INTR32_SHIFT  (0U)
#define CSL_WUGENMPU_WKG_ENB_SECURE_B_0_WKG_ENB_SECURE_FOR_INTR32_RESETVAL  (0x00000001U)
#define CSL_WUGENMPU_WKG_ENB_SECURE_B_0_WKG_ENB_SECURE_FOR_INTR32_MAX  (0x00000001U)

#define CSL_WUGENMPU_WKG_ENB_SECURE_B_0_WKG_ENB_SECURE_FOR_INTR33_MASK  (0x00000002U)
#define CSL_WUGENMPU_WKG_ENB_SECURE_B_0_WKG_ENB_SECURE_FOR_INTR33_SHIFT  (1U)
#define CSL_WUGENMPU_WKG_ENB_SECURE_B_0_WKG_ENB_SECURE_FOR_INTR33_RESETVAL  (0x00000001U)
#define CSL_WUGENMPU_WKG_ENB_SECURE_B_0_WKG_ENB_SECURE_FOR_INTR33_MAX  (0x00000001U)

#define CSL_WUGENMPU_WKG_ENB_SECURE_B_0_WKG_ENB_SECURE_FOR_INTR34_MASK  (0x00000004U)
#define CSL_WUGENMPU_WKG_ENB_SECURE_B_0_WKG_ENB_SECURE_FOR_INTR34_SHIFT  (2U)
#define CSL_WUGENMPU_WKG_ENB_SECURE_B_0_WKG_ENB_SECURE_FOR_INTR34_RESETVAL  (0x00000001U)
#define CSL_WUGENMPU_WKG_ENB_SECURE_B_0_WKG_ENB_SECURE_FOR_INTR34_MAX  (0x00000001U)

#define CSL_WUGENMPU_WKG_ENB_SECURE_B_0_WKG_ENB_SECURE_FOR_INTR35_MASK  (0x00000008U)
#define CSL_WUGENMPU_WKG_ENB_SECURE_B_0_WKG_ENB_SECURE_FOR_INTR35_SHIFT  (3U)
#define CSL_WUGENMPU_WKG_ENB_SECURE_B_0_WKG_ENB_SECURE_FOR_INTR35_RESETVAL  (0x00000001U)
#define CSL_WUGENMPU_WKG_ENB_SECURE_B_0_WKG_ENB_SECURE_FOR_INTR35_MAX  (0x00000001U)

#define CSL_WUGENMPU_WKG_ENB_SECURE_B_0_WKG_ENB_SECURE_FOR_INTR36_MASK  (0x00000010U)
#define CSL_WUGENMPU_WKG_ENB_SECURE_B_0_WKG_ENB_SECURE_FOR_INTR36_SHIFT  (4U)
#define CSL_WUGENMPU_WKG_ENB_SECURE_B_0_WKG_ENB_SECURE_FOR_INTR36_RESETVAL  (0x00000001U)
#define CSL_WUGENMPU_WKG_ENB_SECURE_B_0_WKG_ENB_SECURE_FOR_INTR36_MAX  (0x00000001U)

#define CSL_WUGENMPU_WKG_ENB_SECURE_B_0_WKG_ENB_SECURE_FOR_INTR37_MASK  (0x00000020U)
#define CSL_WUGENMPU_WKG_ENB_SECURE_B_0_WKG_ENB_SECURE_FOR_INTR37_SHIFT  (5U)
#define CSL_WUGENMPU_WKG_ENB_SECURE_B_0_WKG_ENB_SECURE_FOR_INTR37_RESETVAL  (0x00000001U)
#define CSL_WUGENMPU_WKG_ENB_SECURE_B_0_WKG_ENB_SECURE_FOR_INTR37_MAX  (0x00000001U)

#define CSL_WUGENMPU_WKG_ENB_SECURE_B_0_WKG_ENB_SECURE_FOR_INTR38_MASK  (0x00000040U)
#define CSL_WUGENMPU_WKG_ENB_SECURE_B_0_WKG_ENB_SECURE_FOR_INTR38_SHIFT  (6U)
#define CSL_WUGENMPU_WKG_ENB_SECURE_B_0_WKG_ENB_SECURE_FOR_INTR38_RESETVAL  (0x00000001U)
#define CSL_WUGENMPU_WKG_ENB_SECURE_B_0_WKG_ENB_SECURE_FOR_INTR38_MAX  (0x00000001U)

#define CSL_WUGENMPU_WKG_ENB_SECURE_B_0_WKG_ENB_SECURE_FOR_INTR39_MASK  (0x00000080U)
#define CSL_WUGENMPU_WKG_ENB_SECURE_B_0_WKG_ENB_SECURE_FOR_INTR39_SHIFT  (7U)
#define CSL_WUGENMPU_WKG_ENB_SECURE_B_0_WKG_ENB_SECURE_FOR_INTR39_RESETVAL  (0x00000001U)
#define CSL_WUGENMPU_WKG_ENB_SECURE_B_0_WKG_ENB_SECURE_FOR_INTR39_MAX  (0x00000001U)

#define CSL_WUGENMPU_WKG_ENB_SECURE_B_0_WKG_ENB_SECURE_FOR_INTR40_MASK  (0x00000100U)
#define CSL_WUGENMPU_WKG_ENB_SECURE_B_0_WKG_ENB_SECURE_FOR_INTR40_SHIFT  (8U)
#define CSL_WUGENMPU_WKG_ENB_SECURE_B_0_WKG_ENB_SECURE_FOR_INTR40_RESETVAL  (0x00000001U)
#define CSL_WUGENMPU_WKG_ENB_SECURE_B_0_WKG_ENB_SECURE_FOR_INTR40_MAX  (0x00000001U)

#define CSL_WUGENMPU_WKG_ENB_SECURE_B_0_WKG_ENB_SECURE_FOR_INTR41_MASK  (0x00000200U)
#define CSL_WUGENMPU_WKG_ENB_SECURE_B_0_WKG_ENB_SECURE_FOR_INTR41_SHIFT  (9U)
#define CSL_WUGENMPU_WKG_ENB_SECURE_B_0_WKG_ENB_SECURE_FOR_INTR41_RESETVAL  (0x00000001U)
#define CSL_WUGENMPU_WKG_ENB_SECURE_B_0_WKG_ENB_SECURE_FOR_INTR41_MAX  (0x00000001U)

#define CSL_WUGENMPU_WKG_ENB_SECURE_B_0_WKG_ENB_SECURE_FOR_INTR42_MASK  (0x00000400U)
#define CSL_WUGENMPU_WKG_ENB_SECURE_B_0_WKG_ENB_SECURE_FOR_INTR42_SHIFT  (10U)
#define CSL_WUGENMPU_WKG_ENB_SECURE_B_0_WKG_ENB_SECURE_FOR_INTR42_RESETVAL  (0x00000001U)
#define CSL_WUGENMPU_WKG_ENB_SECURE_B_0_WKG_ENB_SECURE_FOR_INTR42_MAX  (0x00000001U)

#define CSL_WUGENMPU_WKG_ENB_SECURE_B_0_WKG_ENB_SECURE_FOR_INTR43_MASK  (0x00000800U)
#define CSL_WUGENMPU_WKG_ENB_SECURE_B_0_WKG_ENB_SECURE_FOR_INTR43_SHIFT  (11U)
#define CSL_WUGENMPU_WKG_ENB_SECURE_B_0_WKG_ENB_SECURE_FOR_INTR43_RESETVAL  (0x00000001U)
#define CSL_WUGENMPU_WKG_ENB_SECURE_B_0_WKG_ENB_SECURE_FOR_INTR43_MAX  (0x00000001U)

#define CSL_WUGENMPU_WKG_ENB_SECURE_B_0_WKG_ENB_SECURE_FOR_INTR44_MASK  (0x00001000U)
#define CSL_WUGENMPU_WKG_ENB_SECURE_B_0_WKG_ENB_SECURE_FOR_INTR44_SHIFT  (12U)
#define CSL_WUGENMPU_WKG_ENB_SECURE_B_0_WKG_ENB_SECURE_FOR_INTR44_RESETVAL  (0x00000001U)
#define CSL_WUGENMPU_WKG_ENB_SECURE_B_0_WKG_ENB_SECURE_FOR_INTR44_MAX  (0x00000001U)

#define CSL_WUGENMPU_WKG_ENB_SECURE_B_0_WKG_ENB_SECURE_FOR_INTR45_MASK  (0x00002000U)
#define CSL_WUGENMPU_WKG_ENB_SECURE_B_0_WKG_ENB_SECURE_FOR_INTR45_SHIFT  (13U)
#define CSL_WUGENMPU_WKG_ENB_SECURE_B_0_WKG_ENB_SECURE_FOR_INTR45_RESETVAL  (0x00000001U)
#define CSL_WUGENMPU_WKG_ENB_SECURE_B_0_WKG_ENB_SECURE_FOR_INTR45_MAX  (0x00000001U)

#define CSL_WUGENMPU_WKG_ENB_SECURE_B_0_WKG_ENB_SECURE_FOR_INTR46_MASK  (0x00004000U)
#define CSL_WUGENMPU_WKG_ENB_SECURE_B_0_WKG_ENB_SECURE_FOR_INTR46_SHIFT  (14U)
#define CSL_WUGENMPU_WKG_ENB_SECURE_B_0_WKG_ENB_SECURE_FOR_INTR46_RESETVAL  (0x00000001U)
#define CSL_WUGENMPU_WKG_ENB_SECURE_B_0_WKG_ENB_SECURE_FOR_INTR46_MAX  (0x00000001U)

#define CSL_WUGENMPU_WKG_ENB_SECURE_B_0_WKG_ENB_SECURE_FOR_INTR47_MASK  (0x00008000U)
#define CSL_WUGENMPU_WKG_ENB_SECURE_B_0_WKG_ENB_SECURE_FOR_INTR47_SHIFT  (15U)
#define CSL_WUGENMPU_WKG_ENB_SECURE_B_0_WKG_ENB_SECURE_FOR_INTR47_RESETVAL  (0x00000001U)
#define CSL_WUGENMPU_WKG_ENB_SECURE_B_0_WKG_ENB_SECURE_FOR_INTR47_MAX  (0x00000001U)

#define CSL_WUGENMPU_WKG_ENB_SECURE_B_0_WKG_ENB_SECURE_FOR_INTR48_MASK  (0x00010000U)
#define CSL_WUGENMPU_WKG_ENB_SECURE_B_0_WKG_ENB_SECURE_FOR_INTR48_SHIFT  (16U)
#define CSL_WUGENMPU_WKG_ENB_SECURE_B_0_WKG_ENB_SECURE_FOR_INTR48_RESETVAL  (0x00000001U)
#define CSL_WUGENMPU_WKG_ENB_SECURE_B_0_WKG_ENB_SECURE_FOR_INTR48_MAX  (0x00000001U)

#define CSL_WUGENMPU_WKG_ENB_SECURE_B_0_WKG_ENB_SECURE_FOR_INTR49_MASK  (0x00020000U)
#define CSL_WUGENMPU_WKG_ENB_SECURE_B_0_WKG_ENB_SECURE_FOR_INTR49_SHIFT  (17U)
#define CSL_WUGENMPU_WKG_ENB_SECURE_B_0_WKG_ENB_SECURE_FOR_INTR49_RESETVAL  (0x00000001U)
#define CSL_WUGENMPU_WKG_ENB_SECURE_B_0_WKG_ENB_SECURE_FOR_INTR49_MAX  (0x00000001U)

#define CSL_WUGENMPU_WKG_ENB_SECURE_B_0_WKG_ENB_SECURE_FOR_INTR50_MASK  (0x00040000U)
#define CSL_WUGENMPU_WKG_ENB_SECURE_B_0_WKG_ENB_SECURE_FOR_INTR50_SHIFT  (18U)
#define CSL_WUGENMPU_WKG_ENB_SECURE_B_0_WKG_ENB_SECURE_FOR_INTR50_RESETVAL  (0x00000001U)
#define CSL_WUGENMPU_WKG_ENB_SECURE_B_0_WKG_ENB_SECURE_FOR_INTR50_MAX  (0x00000001U)

#define CSL_WUGENMPU_WKG_ENB_SECURE_B_0_WKG_ENB_SECURE_FOR_INTR51_MASK  (0x00080000U)
#define CSL_WUGENMPU_WKG_ENB_SECURE_B_0_WKG_ENB_SECURE_FOR_INTR51_SHIFT  (19U)
#define CSL_WUGENMPU_WKG_ENB_SECURE_B_0_WKG_ENB_SECURE_FOR_INTR51_RESETVAL  (0x00000001U)
#define CSL_WUGENMPU_WKG_ENB_SECURE_B_0_WKG_ENB_SECURE_FOR_INTR51_MAX  (0x00000001U)

#define CSL_WUGENMPU_WKG_ENB_SECURE_B_0_WKG_ENB_SECURE_FOR_INTR52_MASK  (0x00100000U)
#define CSL_WUGENMPU_WKG_ENB_SECURE_B_0_WKG_ENB_SECURE_FOR_INTR52_SHIFT  (20U)
#define CSL_WUGENMPU_WKG_ENB_SECURE_B_0_WKG_ENB_SECURE_FOR_INTR52_RESETVAL  (0x00000001U)
#define CSL_WUGENMPU_WKG_ENB_SECURE_B_0_WKG_ENB_SECURE_FOR_INTR52_MAX  (0x00000001U)

#define CSL_WUGENMPU_WKG_ENB_SECURE_B_0_WKG_ENB_SECURE_FOR_INTR53_MASK  (0x00200000U)
#define CSL_WUGENMPU_WKG_ENB_SECURE_B_0_WKG_ENB_SECURE_FOR_INTR53_SHIFT  (21U)
#define CSL_WUGENMPU_WKG_ENB_SECURE_B_0_WKG_ENB_SECURE_FOR_INTR53_RESETVAL  (0x00000001U)
#define CSL_WUGENMPU_WKG_ENB_SECURE_B_0_WKG_ENB_SECURE_FOR_INTR53_MAX  (0x00000001U)

#define CSL_WUGENMPU_WKG_ENB_SECURE_B_0_WKG_ENB_SECURE_FOR_INTR54_MASK  (0x00400000U)
#define CSL_WUGENMPU_WKG_ENB_SECURE_B_0_WKG_ENB_SECURE_FOR_INTR54_SHIFT  (22U)
#define CSL_WUGENMPU_WKG_ENB_SECURE_B_0_WKG_ENB_SECURE_FOR_INTR54_RESETVAL  (0x00000001U)
#define CSL_WUGENMPU_WKG_ENB_SECURE_B_0_WKG_ENB_SECURE_FOR_INTR54_MAX  (0x00000001U)

#define CSL_WUGENMPU_WKG_ENB_SECURE_B_0_WKG_ENB_SECURE_FOR_INTR55_MASK  (0x00800000U)
#define CSL_WUGENMPU_WKG_ENB_SECURE_B_0_WKG_ENB_SECURE_FOR_INTR55_SHIFT  (23U)
#define CSL_WUGENMPU_WKG_ENB_SECURE_B_0_WKG_ENB_SECURE_FOR_INTR55_RESETVAL  (0x00000001U)
#define CSL_WUGENMPU_WKG_ENB_SECURE_B_0_WKG_ENB_SECURE_FOR_INTR55_MAX  (0x00000001U)

#define CSL_WUGENMPU_WKG_ENB_SECURE_B_0_WKG_ENB_SECURE_FOR_INTR56_MASK  (0x01000000U)
#define CSL_WUGENMPU_WKG_ENB_SECURE_B_0_WKG_ENB_SECURE_FOR_INTR56_SHIFT  (24U)
#define CSL_WUGENMPU_WKG_ENB_SECURE_B_0_WKG_ENB_SECURE_FOR_INTR56_RESETVAL  (0x00000001U)
#define CSL_WUGENMPU_WKG_ENB_SECURE_B_0_WKG_ENB_SECURE_FOR_INTR56_MAX  (0x00000001U)

#define CSL_WUGENMPU_WKG_ENB_SECURE_B_0_WKG_ENB_SECURE_FOR_INTR57_MASK  (0x02000000U)
#define CSL_WUGENMPU_WKG_ENB_SECURE_B_0_WKG_ENB_SECURE_FOR_INTR57_SHIFT  (25U)
#define CSL_WUGENMPU_WKG_ENB_SECURE_B_0_WKG_ENB_SECURE_FOR_INTR57_RESETVAL  (0x00000001U)
#define CSL_WUGENMPU_WKG_ENB_SECURE_B_0_WKG_ENB_SECURE_FOR_INTR57_MAX  (0x00000001U)

#define CSL_WUGENMPU_WKG_ENB_SECURE_B_0_WKG_ENB_SECURE_FOR_INTR58_MASK  (0x04000000U)
#define CSL_WUGENMPU_WKG_ENB_SECURE_B_0_WKG_ENB_SECURE_FOR_INTR58_SHIFT  (26U)
#define CSL_WUGENMPU_WKG_ENB_SECURE_B_0_WKG_ENB_SECURE_FOR_INTR58_RESETVAL  (0x00000001U)
#define CSL_WUGENMPU_WKG_ENB_SECURE_B_0_WKG_ENB_SECURE_FOR_INTR58_MAX  (0x00000001U)

#define CSL_WUGENMPU_WKG_ENB_SECURE_B_0_WKG_ENB_SECURE_FOR_INTR59_MASK  (0x08000000U)
#define CSL_WUGENMPU_WKG_ENB_SECURE_B_0_WKG_ENB_SECURE_FOR_INTR59_SHIFT  (27U)
#define CSL_WUGENMPU_WKG_ENB_SECURE_B_0_WKG_ENB_SECURE_FOR_INTR59_RESETVAL  (0x00000001U)
#define CSL_WUGENMPU_WKG_ENB_SECURE_B_0_WKG_ENB_SECURE_FOR_INTR59_MAX  (0x00000001U)

#define CSL_WUGENMPU_WKG_ENB_SECURE_B_0_WKG_ENB_SECURE_FOR_INTR60_MASK  (0x10000000U)
#define CSL_WUGENMPU_WKG_ENB_SECURE_B_0_WKG_ENB_SECURE_FOR_INTR60_SHIFT  (28U)
#define CSL_WUGENMPU_WKG_ENB_SECURE_B_0_WKG_ENB_SECURE_FOR_INTR60_RESETVAL  (0x00000001U)
#define CSL_WUGENMPU_WKG_ENB_SECURE_B_0_WKG_ENB_SECURE_FOR_INTR60_MAX  (0x00000001U)

#define CSL_WUGENMPU_WKG_ENB_SECURE_B_0_WKG_ENB_SECURE_FOR_INTR61_MASK  (0x20000000U)
#define CSL_WUGENMPU_WKG_ENB_SECURE_B_0_WKG_ENB_SECURE_FOR_INTR61_SHIFT  (29U)
#define CSL_WUGENMPU_WKG_ENB_SECURE_B_0_WKG_ENB_SECURE_FOR_INTR61_RESETVAL  (0x00000001U)
#define CSL_WUGENMPU_WKG_ENB_SECURE_B_0_WKG_ENB_SECURE_FOR_INTR61_MAX  (0x00000001U)

#define CSL_WUGENMPU_WKG_ENB_SECURE_B_0_WKG_ENB_SECURE_FOR_INTR62_MASK  (0x40000000U)
#define CSL_WUGENMPU_WKG_ENB_SECURE_B_0_WKG_ENB_SECURE_FOR_INTR62_SHIFT  (30U)
#define CSL_WUGENMPU_WKG_ENB_SECURE_B_0_WKG_ENB_SECURE_FOR_INTR62_RESETVAL  (0x00000001U)
#define CSL_WUGENMPU_WKG_ENB_SECURE_B_0_WKG_ENB_SECURE_FOR_INTR62_MAX  (0x00000001U)

#define CSL_WUGENMPU_WKG_ENB_SECURE_B_0_WKG_ENB_SECURE_FOR_INTR63_MASK  (0x80000000U)
#define CSL_WUGENMPU_WKG_ENB_SECURE_B_0_WKG_ENB_SECURE_FOR_INTR63_SHIFT  (31U)
#define CSL_WUGENMPU_WKG_ENB_SECURE_B_0_WKG_ENB_SECURE_FOR_INTR63_RESETVAL  (0x00000001U)
#define CSL_WUGENMPU_WKG_ENB_SECURE_B_0_WKG_ENB_SECURE_FOR_INTR63_MAX  (0x00000001U)

#define CSL_WUGENMPU_WKG_ENB_SECURE_B_0_RESETVAL                (0xffffffffU)

/* WKG_ENB_SECURE_C_0 */

#define CSL_WUGENMPU_WKG_ENB_SECURE_C_0_WKG_ENB_SECURE_FOR_INTR64_MASK  (0x00000001U)
#define CSL_WUGENMPU_WKG_ENB_SECURE_C_0_WKG_ENB_SECURE_FOR_INTR64_SHIFT  (0U)
#define CSL_WUGENMPU_WKG_ENB_SECURE_C_0_WKG_ENB_SECURE_FOR_INTR64_RESETVAL  (0x00000001U)
#define CSL_WUGENMPU_WKG_ENB_SECURE_C_0_WKG_ENB_SECURE_FOR_INTR64_MAX  (0x00000001U)

#define CSL_WUGENMPU_WKG_ENB_SECURE_C_0_WKG_ENB_SECURE_FOR_INTR65_MASK  (0x00000002U)
#define CSL_WUGENMPU_WKG_ENB_SECURE_C_0_WKG_ENB_SECURE_FOR_INTR65_SHIFT  (1U)
#define CSL_WUGENMPU_WKG_ENB_SECURE_C_0_WKG_ENB_SECURE_FOR_INTR65_RESETVAL  (0x00000001U)
#define CSL_WUGENMPU_WKG_ENB_SECURE_C_0_WKG_ENB_SECURE_FOR_INTR65_MAX  (0x00000001U)

#define CSL_WUGENMPU_WKG_ENB_SECURE_C_0_WKG_ENB_SECURE_FOR_INTR66_MASK  (0x00000004U)
#define CSL_WUGENMPU_WKG_ENB_SECURE_C_0_WKG_ENB_SECURE_FOR_INTR66_SHIFT  (2U)
#define CSL_WUGENMPU_WKG_ENB_SECURE_C_0_WKG_ENB_SECURE_FOR_INTR66_RESETVAL  (0x00000001U)
#define CSL_WUGENMPU_WKG_ENB_SECURE_C_0_WKG_ENB_SECURE_FOR_INTR66_MAX  (0x00000001U)

#define CSL_WUGENMPU_WKG_ENB_SECURE_C_0_WKG_ENB_SECURE_FOR_INTR67_MASK  (0x00000008U)
#define CSL_WUGENMPU_WKG_ENB_SECURE_C_0_WKG_ENB_SECURE_FOR_INTR67_SHIFT  (3U)
#define CSL_WUGENMPU_WKG_ENB_SECURE_C_0_WKG_ENB_SECURE_FOR_INTR67_RESETVAL  (0x00000001U)
#define CSL_WUGENMPU_WKG_ENB_SECURE_C_0_WKG_ENB_SECURE_FOR_INTR67_MAX  (0x00000001U)

#define CSL_WUGENMPU_WKG_ENB_SECURE_C_0_WKG_ENB_SECURE_FOR_INTR68_MASK  (0x00000010U)
#define CSL_WUGENMPU_WKG_ENB_SECURE_C_0_WKG_ENB_SECURE_FOR_INTR68_SHIFT  (4U)
#define CSL_WUGENMPU_WKG_ENB_SECURE_C_0_WKG_ENB_SECURE_FOR_INTR68_RESETVAL  (0x00000001U)
#define CSL_WUGENMPU_WKG_ENB_SECURE_C_0_WKG_ENB_SECURE_FOR_INTR68_MAX  (0x00000001U)

#define CSL_WUGENMPU_WKG_ENB_SECURE_C_0_WKG_ENB_SECURE_FOR_INTR69_MASK  (0x00000020U)
#define CSL_WUGENMPU_WKG_ENB_SECURE_C_0_WKG_ENB_SECURE_FOR_INTR69_SHIFT  (5U)
#define CSL_WUGENMPU_WKG_ENB_SECURE_C_0_WKG_ENB_SECURE_FOR_INTR69_RESETVAL  (0x00000001U)
#define CSL_WUGENMPU_WKG_ENB_SECURE_C_0_WKG_ENB_SECURE_FOR_INTR69_MAX  (0x00000001U)

#define CSL_WUGENMPU_WKG_ENB_SECURE_C_0_WKG_ENB_SECURE_FOR_INTR70_MASK  (0x00000040U)
#define CSL_WUGENMPU_WKG_ENB_SECURE_C_0_WKG_ENB_SECURE_FOR_INTR70_SHIFT  (6U)
#define CSL_WUGENMPU_WKG_ENB_SECURE_C_0_WKG_ENB_SECURE_FOR_INTR70_RESETVAL  (0x00000001U)
#define CSL_WUGENMPU_WKG_ENB_SECURE_C_0_WKG_ENB_SECURE_FOR_INTR70_MAX  (0x00000001U)

#define CSL_WUGENMPU_WKG_ENB_SECURE_C_0_WKG_ENB_SECURE_FOR_INTR71_MASK  (0x00000080U)
#define CSL_WUGENMPU_WKG_ENB_SECURE_C_0_WKG_ENB_SECURE_FOR_INTR71_SHIFT  (7U)
#define CSL_WUGENMPU_WKG_ENB_SECURE_C_0_WKG_ENB_SECURE_FOR_INTR71_RESETVAL  (0x00000001U)
#define CSL_WUGENMPU_WKG_ENB_SECURE_C_0_WKG_ENB_SECURE_FOR_INTR71_MAX  (0x00000001U)

#define CSL_WUGENMPU_WKG_ENB_SECURE_C_0_WKG_ENB_SECURE_FOR_INTR72_MASK  (0x00000100U)
#define CSL_WUGENMPU_WKG_ENB_SECURE_C_0_WKG_ENB_SECURE_FOR_INTR72_SHIFT  (8U)
#define CSL_WUGENMPU_WKG_ENB_SECURE_C_0_WKG_ENB_SECURE_FOR_INTR72_RESETVAL  (0x00000001U)
#define CSL_WUGENMPU_WKG_ENB_SECURE_C_0_WKG_ENB_SECURE_FOR_INTR72_MAX  (0x00000001U)

#define CSL_WUGENMPU_WKG_ENB_SECURE_C_0_WKG_ENB_SECURE_FOR_INTR73_MASK  (0x00000200U)
#define CSL_WUGENMPU_WKG_ENB_SECURE_C_0_WKG_ENB_SECURE_FOR_INTR73_SHIFT  (9U)
#define CSL_WUGENMPU_WKG_ENB_SECURE_C_0_WKG_ENB_SECURE_FOR_INTR73_RESETVAL  (0x00000001U)
#define CSL_WUGENMPU_WKG_ENB_SECURE_C_0_WKG_ENB_SECURE_FOR_INTR73_MAX  (0x00000001U)

#define CSL_WUGENMPU_WKG_ENB_SECURE_C_0_WKG_ENB_SECURE_FOR_INTR74_MASK  (0x00000400U)
#define CSL_WUGENMPU_WKG_ENB_SECURE_C_0_WKG_ENB_SECURE_FOR_INTR74_SHIFT  (10U)
#define CSL_WUGENMPU_WKG_ENB_SECURE_C_0_WKG_ENB_SECURE_FOR_INTR74_RESETVAL  (0x00000001U)
#define CSL_WUGENMPU_WKG_ENB_SECURE_C_0_WKG_ENB_SECURE_FOR_INTR74_MAX  (0x00000001U)

#define CSL_WUGENMPU_WKG_ENB_SECURE_C_0_WKG_ENB_SECURE_FOR_INTR75_MASK  (0x00000800U)
#define CSL_WUGENMPU_WKG_ENB_SECURE_C_0_WKG_ENB_SECURE_FOR_INTR75_SHIFT  (11U)
#define CSL_WUGENMPU_WKG_ENB_SECURE_C_0_WKG_ENB_SECURE_FOR_INTR75_RESETVAL  (0x00000001U)
#define CSL_WUGENMPU_WKG_ENB_SECURE_C_0_WKG_ENB_SECURE_FOR_INTR75_MAX  (0x00000001U)

#define CSL_WUGENMPU_WKG_ENB_SECURE_C_0_WKG_ENB_SECURE_FOR_INTR76_MASK  (0x00001000U)
#define CSL_WUGENMPU_WKG_ENB_SECURE_C_0_WKG_ENB_SECURE_FOR_INTR76_SHIFT  (12U)
#define CSL_WUGENMPU_WKG_ENB_SECURE_C_0_WKG_ENB_SECURE_FOR_INTR76_RESETVAL  (0x00000001U)
#define CSL_WUGENMPU_WKG_ENB_SECURE_C_0_WKG_ENB_SECURE_FOR_INTR76_MAX  (0x00000001U)

#define CSL_WUGENMPU_WKG_ENB_SECURE_C_0_WKG_ENB_SECURE_FOR_INTR77_MASK  (0x00002000U)
#define CSL_WUGENMPU_WKG_ENB_SECURE_C_0_WKG_ENB_SECURE_FOR_INTR77_SHIFT  (13U)
#define CSL_WUGENMPU_WKG_ENB_SECURE_C_0_WKG_ENB_SECURE_FOR_INTR77_RESETVAL  (0x00000001U)
#define CSL_WUGENMPU_WKG_ENB_SECURE_C_0_WKG_ENB_SECURE_FOR_INTR77_MAX  (0x00000001U)

#define CSL_WUGENMPU_WKG_ENB_SECURE_C_0_WKG_ENB_SECURE_FOR_INTR78_MASK  (0x00004000U)
#define CSL_WUGENMPU_WKG_ENB_SECURE_C_0_WKG_ENB_SECURE_FOR_INTR78_SHIFT  (14U)
#define CSL_WUGENMPU_WKG_ENB_SECURE_C_0_WKG_ENB_SECURE_FOR_INTR78_RESETVAL  (0x00000001U)
#define CSL_WUGENMPU_WKG_ENB_SECURE_C_0_WKG_ENB_SECURE_FOR_INTR78_MAX  (0x00000001U)

#define CSL_WUGENMPU_WKG_ENB_SECURE_C_0_WKG_ENB_SECURE_FOR_INTR79_MASK  (0x00008000U)
#define CSL_WUGENMPU_WKG_ENB_SECURE_C_0_WKG_ENB_SECURE_FOR_INTR79_SHIFT  (15U)
#define CSL_WUGENMPU_WKG_ENB_SECURE_C_0_WKG_ENB_SECURE_FOR_INTR79_RESETVAL  (0x00000001U)
#define CSL_WUGENMPU_WKG_ENB_SECURE_C_0_WKG_ENB_SECURE_FOR_INTR79_MAX  (0x00000001U)

#define CSL_WUGENMPU_WKG_ENB_SECURE_C_0_WKG_ENB_SECURE_FOR_INTR80_MASK  (0x00010000U)
#define CSL_WUGENMPU_WKG_ENB_SECURE_C_0_WKG_ENB_SECURE_FOR_INTR80_SHIFT  (16U)
#define CSL_WUGENMPU_WKG_ENB_SECURE_C_0_WKG_ENB_SECURE_FOR_INTR80_RESETVAL  (0x00000001U)
#define CSL_WUGENMPU_WKG_ENB_SECURE_C_0_WKG_ENB_SECURE_FOR_INTR80_MAX  (0x00000001U)

#define CSL_WUGENMPU_WKG_ENB_SECURE_C_0_WKG_ENB_SECURE_FOR_INTR81_MASK  (0x00020000U)
#define CSL_WUGENMPU_WKG_ENB_SECURE_C_0_WKG_ENB_SECURE_FOR_INTR81_SHIFT  (17U)
#define CSL_WUGENMPU_WKG_ENB_SECURE_C_0_WKG_ENB_SECURE_FOR_INTR81_RESETVAL  (0x00000001U)
#define CSL_WUGENMPU_WKG_ENB_SECURE_C_0_WKG_ENB_SECURE_FOR_INTR81_MAX  (0x00000001U)

#define CSL_WUGENMPU_WKG_ENB_SECURE_C_0_WKG_ENB_SECURE_FOR_INTR82_MASK  (0x00040000U)
#define CSL_WUGENMPU_WKG_ENB_SECURE_C_0_WKG_ENB_SECURE_FOR_INTR82_SHIFT  (18U)
#define CSL_WUGENMPU_WKG_ENB_SECURE_C_0_WKG_ENB_SECURE_FOR_INTR82_RESETVAL  (0x00000001U)
#define CSL_WUGENMPU_WKG_ENB_SECURE_C_0_WKG_ENB_SECURE_FOR_INTR82_MAX  (0x00000001U)

#define CSL_WUGENMPU_WKG_ENB_SECURE_C_0_WKG_ENB_SECURE_FOR_INTR83_MASK  (0x00080000U)
#define CSL_WUGENMPU_WKG_ENB_SECURE_C_0_WKG_ENB_SECURE_FOR_INTR83_SHIFT  (19U)
#define CSL_WUGENMPU_WKG_ENB_SECURE_C_0_WKG_ENB_SECURE_FOR_INTR83_RESETVAL  (0x00000001U)
#define CSL_WUGENMPU_WKG_ENB_SECURE_C_0_WKG_ENB_SECURE_FOR_INTR83_MAX  (0x00000001U)

#define CSL_WUGENMPU_WKG_ENB_SECURE_C_0_WKG_ENB_SECURE_FOR_INTR84_MASK  (0x00100000U)
#define CSL_WUGENMPU_WKG_ENB_SECURE_C_0_WKG_ENB_SECURE_FOR_INTR84_SHIFT  (20U)
#define CSL_WUGENMPU_WKG_ENB_SECURE_C_0_WKG_ENB_SECURE_FOR_INTR84_RESETVAL  (0x00000001U)
#define CSL_WUGENMPU_WKG_ENB_SECURE_C_0_WKG_ENB_SECURE_FOR_INTR84_MAX  (0x00000001U)

#define CSL_WUGENMPU_WKG_ENB_SECURE_C_0_WKG_ENB_SECURE_FOR_INTR85_MASK  (0x00200000U)
#define CSL_WUGENMPU_WKG_ENB_SECURE_C_0_WKG_ENB_SECURE_FOR_INTR85_SHIFT  (21U)
#define CSL_WUGENMPU_WKG_ENB_SECURE_C_0_WKG_ENB_SECURE_FOR_INTR85_RESETVAL  (0x00000001U)
#define CSL_WUGENMPU_WKG_ENB_SECURE_C_0_WKG_ENB_SECURE_FOR_INTR85_MAX  (0x00000001U)

#define CSL_WUGENMPU_WKG_ENB_SECURE_C_0_WKG_ENB_SECURE_FOR_INTR86_MASK  (0x00400000U)
#define CSL_WUGENMPU_WKG_ENB_SECURE_C_0_WKG_ENB_SECURE_FOR_INTR86_SHIFT  (22U)
#define CSL_WUGENMPU_WKG_ENB_SECURE_C_0_WKG_ENB_SECURE_FOR_INTR86_RESETVAL  (0x00000001U)
#define CSL_WUGENMPU_WKG_ENB_SECURE_C_0_WKG_ENB_SECURE_FOR_INTR86_MAX  (0x00000001U)

#define CSL_WUGENMPU_WKG_ENB_SECURE_C_0_WKG_ENB_SECURE_FOR_INTR87_MASK  (0x00800000U)
#define CSL_WUGENMPU_WKG_ENB_SECURE_C_0_WKG_ENB_SECURE_FOR_INTR87_SHIFT  (23U)
#define CSL_WUGENMPU_WKG_ENB_SECURE_C_0_WKG_ENB_SECURE_FOR_INTR87_RESETVAL  (0x00000001U)
#define CSL_WUGENMPU_WKG_ENB_SECURE_C_0_WKG_ENB_SECURE_FOR_INTR87_MAX  (0x00000001U)

#define CSL_WUGENMPU_WKG_ENB_SECURE_C_0_WKG_ENB_SECURE_FOR_INTR88_MASK  (0x01000000U)
#define CSL_WUGENMPU_WKG_ENB_SECURE_C_0_WKG_ENB_SECURE_FOR_INTR88_SHIFT  (24U)
#define CSL_WUGENMPU_WKG_ENB_SECURE_C_0_WKG_ENB_SECURE_FOR_INTR88_RESETVAL  (0x00000001U)
#define CSL_WUGENMPU_WKG_ENB_SECURE_C_0_WKG_ENB_SECURE_FOR_INTR88_MAX  (0x00000001U)

#define CSL_WUGENMPU_WKG_ENB_SECURE_C_0_WKG_ENB_SECURE_FOR_INTR89_MASK  (0x02000000U)
#define CSL_WUGENMPU_WKG_ENB_SECURE_C_0_WKG_ENB_SECURE_FOR_INTR89_SHIFT  (25U)
#define CSL_WUGENMPU_WKG_ENB_SECURE_C_0_WKG_ENB_SECURE_FOR_INTR89_RESETVAL  (0x00000001U)
#define CSL_WUGENMPU_WKG_ENB_SECURE_C_0_WKG_ENB_SECURE_FOR_INTR89_MAX  (0x00000001U)

#define CSL_WUGENMPU_WKG_ENB_SECURE_C_0_WKG_ENB_SECURE_FOR_INTR90_MASK  (0x04000000U)
#define CSL_WUGENMPU_WKG_ENB_SECURE_C_0_WKG_ENB_SECURE_FOR_INTR90_SHIFT  (26U)
#define CSL_WUGENMPU_WKG_ENB_SECURE_C_0_WKG_ENB_SECURE_FOR_INTR90_RESETVAL  (0x00000001U)
#define CSL_WUGENMPU_WKG_ENB_SECURE_C_0_WKG_ENB_SECURE_FOR_INTR90_MAX  (0x00000001U)

#define CSL_WUGENMPU_WKG_ENB_SECURE_C_0_WKG_ENB_SECURE_FOR_INTR91_MASK  (0x08000000U)
#define CSL_WUGENMPU_WKG_ENB_SECURE_C_0_WKG_ENB_SECURE_FOR_INTR91_SHIFT  (27U)
#define CSL_WUGENMPU_WKG_ENB_SECURE_C_0_WKG_ENB_SECURE_FOR_INTR91_RESETVAL  (0x00000001U)
#define CSL_WUGENMPU_WKG_ENB_SECURE_C_0_WKG_ENB_SECURE_FOR_INTR91_MAX  (0x00000001U)

#define CSL_WUGENMPU_WKG_ENB_SECURE_C_0_WKG_ENB_SECURE_FOR_INTR92_MASK  (0x10000000U)
#define CSL_WUGENMPU_WKG_ENB_SECURE_C_0_WKG_ENB_SECURE_FOR_INTR92_SHIFT  (28U)
#define CSL_WUGENMPU_WKG_ENB_SECURE_C_0_WKG_ENB_SECURE_FOR_INTR92_RESETVAL  (0x00000001U)
#define CSL_WUGENMPU_WKG_ENB_SECURE_C_0_WKG_ENB_SECURE_FOR_INTR92_MAX  (0x00000001U)

#define CSL_WUGENMPU_WKG_ENB_SECURE_C_0_WKG_ENB_SECURE_FOR_INTR93_MASK  (0x20000000U)
#define CSL_WUGENMPU_WKG_ENB_SECURE_C_0_WKG_ENB_SECURE_FOR_INTR93_SHIFT  (29U)
#define CSL_WUGENMPU_WKG_ENB_SECURE_C_0_WKG_ENB_SECURE_FOR_INTR93_RESETVAL  (0x00000001U)
#define CSL_WUGENMPU_WKG_ENB_SECURE_C_0_WKG_ENB_SECURE_FOR_INTR93_MAX  (0x00000001U)

#define CSL_WUGENMPU_WKG_ENB_SECURE_C_0_WKG_ENB_SECURE_FOR_INTR94_MASK  (0x40000000U)
#define CSL_WUGENMPU_WKG_ENB_SECURE_C_0_WKG_ENB_SECURE_FOR_INTR94_SHIFT  (30U)
#define CSL_WUGENMPU_WKG_ENB_SECURE_C_0_WKG_ENB_SECURE_FOR_INTR94_RESETVAL  (0x00000001U)
#define CSL_WUGENMPU_WKG_ENB_SECURE_C_0_WKG_ENB_SECURE_FOR_INTR94_MAX  (0x00000001U)

#define CSL_WUGENMPU_WKG_ENB_SECURE_C_0_WKG_ENB_SECURE_FOR_INTR95_MASK  (0x80000000U)
#define CSL_WUGENMPU_WKG_ENB_SECURE_C_0_WKG_ENB_SECURE_FOR_INTR95_SHIFT  (31U)
#define CSL_WUGENMPU_WKG_ENB_SECURE_C_0_WKG_ENB_SECURE_FOR_INTR95_RESETVAL  (0x00000001U)
#define CSL_WUGENMPU_WKG_ENB_SECURE_C_0_WKG_ENB_SECURE_FOR_INTR95_MAX  (0x00000001U)

#define CSL_WUGENMPU_WKG_ENB_SECURE_C_0_RESETVAL                (0xffffffffU)

/* WKG_ENB_SECURE_D_0 */

#define CSL_WUGENMPU_WKG_ENB_SECURE_D_0_WKG_ENB_SECURE_FOR_INTR96_MASK  (0x00000001U)
#define CSL_WUGENMPU_WKG_ENB_SECURE_D_0_WKG_ENB_SECURE_FOR_INTR96_SHIFT  (0U)
#define CSL_WUGENMPU_WKG_ENB_SECURE_D_0_WKG_ENB_SECURE_FOR_INTR96_RESETVAL  (0x00000001U)
#define CSL_WUGENMPU_WKG_ENB_SECURE_D_0_WKG_ENB_SECURE_FOR_INTR96_MAX  (0x00000001U)

#define CSL_WUGENMPU_WKG_ENB_SECURE_D_0_WKG_ENB_SECURE_FOR_INTR97_MASK  (0x00000002U)
#define CSL_WUGENMPU_WKG_ENB_SECURE_D_0_WKG_ENB_SECURE_FOR_INTR97_SHIFT  (1U)
#define CSL_WUGENMPU_WKG_ENB_SECURE_D_0_WKG_ENB_SECURE_FOR_INTR97_RESETVAL  (0x00000001U)
#define CSL_WUGENMPU_WKG_ENB_SECURE_D_0_WKG_ENB_SECURE_FOR_INTR97_MAX  (0x00000001U)

#define CSL_WUGENMPU_WKG_ENB_SECURE_D_0_WKG_ENB_SECURE_FOR_INTR98_MASK  (0x00000004U)
#define CSL_WUGENMPU_WKG_ENB_SECURE_D_0_WKG_ENB_SECURE_FOR_INTR98_SHIFT  (2U)
#define CSL_WUGENMPU_WKG_ENB_SECURE_D_0_WKG_ENB_SECURE_FOR_INTR98_RESETVAL  (0x00000001U)
#define CSL_WUGENMPU_WKG_ENB_SECURE_D_0_WKG_ENB_SECURE_FOR_INTR98_MAX  (0x00000001U)

#define CSL_WUGENMPU_WKG_ENB_SECURE_D_0_WKG_ENB_SECURE_FOR_INTR99_MASK  (0x00000008U)
#define CSL_WUGENMPU_WKG_ENB_SECURE_D_0_WKG_ENB_SECURE_FOR_INTR99_SHIFT  (3U)
#define CSL_WUGENMPU_WKG_ENB_SECURE_D_0_WKG_ENB_SECURE_FOR_INTR99_RESETVAL  (0x00000001U)
#define CSL_WUGENMPU_WKG_ENB_SECURE_D_0_WKG_ENB_SECURE_FOR_INTR99_MAX  (0x00000001U)

#define CSL_WUGENMPU_WKG_ENB_SECURE_D_0_WKG_ENB_SECURE_FOR_INTR100_MASK  (0x00000010U)
#define CSL_WUGENMPU_WKG_ENB_SECURE_D_0_WKG_ENB_SECURE_FOR_INTR100_SHIFT  (4U)
#define CSL_WUGENMPU_WKG_ENB_SECURE_D_0_WKG_ENB_SECURE_FOR_INTR100_RESETVAL  (0x00000001U)
#define CSL_WUGENMPU_WKG_ENB_SECURE_D_0_WKG_ENB_SECURE_FOR_INTR100_MAX  (0x00000001U)

#define CSL_WUGENMPU_WKG_ENB_SECURE_D_0_WKG_ENB_SECURE_FOR_INTR101_MASK  (0x00000020U)
#define CSL_WUGENMPU_WKG_ENB_SECURE_D_0_WKG_ENB_SECURE_FOR_INTR101_SHIFT  (5U)
#define CSL_WUGENMPU_WKG_ENB_SECURE_D_0_WKG_ENB_SECURE_FOR_INTR101_RESETVAL  (0x00000001U)
#define CSL_WUGENMPU_WKG_ENB_SECURE_D_0_WKG_ENB_SECURE_FOR_INTR101_MAX  (0x00000001U)

#define CSL_WUGENMPU_WKG_ENB_SECURE_D_0_WKG_ENB_SECURE_FOR_INTR102_MASK  (0x00000040U)
#define CSL_WUGENMPU_WKG_ENB_SECURE_D_0_WKG_ENB_SECURE_FOR_INTR102_SHIFT  (6U)
#define CSL_WUGENMPU_WKG_ENB_SECURE_D_0_WKG_ENB_SECURE_FOR_INTR102_RESETVAL  (0x00000001U)
#define CSL_WUGENMPU_WKG_ENB_SECURE_D_0_WKG_ENB_SECURE_FOR_INTR102_MAX  (0x00000001U)

#define CSL_WUGENMPU_WKG_ENB_SECURE_D_0_WKG_ENB_SECURE_FOR_INTR103_MASK  (0x00000080U)
#define CSL_WUGENMPU_WKG_ENB_SECURE_D_0_WKG_ENB_SECURE_FOR_INTR103_SHIFT  (7U)
#define CSL_WUGENMPU_WKG_ENB_SECURE_D_0_WKG_ENB_SECURE_FOR_INTR103_RESETVAL  (0x00000001U)
#define CSL_WUGENMPU_WKG_ENB_SECURE_D_0_WKG_ENB_SECURE_FOR_INTR103_MAX  (0x00000001U)

#define CSL_WUGENMPU_WKG_ENB_SECURE_D_0_WKG_ENB_SECURE_FOR_INTR104_MASK  (0x00000100U)
#define CSL_WUGENMPU_WKG_ENB_SECURE_D_0_WKG_ENB_SECURE_FOR_INTR104_SHIFT  (8U)
#define CSL_WUGENMPU_WKG_ENB_SECURE_D_0_WKG_ENB_SECURE_FOR_INTR104_RESETVAL  (0x00000001U)
#define CSL_WUGENMPU_WKG_ENB_SECURE_D_0_WKG_ENB_SECURE_FOR_INTR104_MAX  (0x00000001U)

#define CSL_WUGENMPU_WKG_ENB_SECURE_D_0_WKG_ENB_SECURE_FOR_INTR105_MASK  (0x00000200U)
#define CSL_WUGENMPU_WKG_ENB_SECURE_D_0_WKG_ENB_SECURE_FOR_INTR105_SHIFT  (9U)
#define CSL_WUGENMPU_WKG_ENB_SECURE_D_0_WKG_ENB_SECURE_FOR_INTR105_RESETVAL  (0x00000001U)
#define CSL_WUGENMPU_WKG_ENB_SECURE_D_0_WKG_ENB_SECURE_FOR_INTR105_MAX  (0x00000001U)

#define CSL_WUGENMPU_WKG_ENB_SECURE_D_0_WKG_ENB_SECURE_FOR_INTR106_MASK  (0x00000400U)
#define CSL_WUGENMPU_WKG_ENB_SECURE_D_0_WKG_ENB_SECURE_FOR_INTR106_SHIFT  (10U)
#define CSL_WUGENMPU_WKG_ENB_SECURE_D_0_WKG_ENB_SECURE_FOR_INTR106_RESETVAL  (0x00000001U)
#define CSL_WUGENMPU_WKG_ENB_SECURE_D_0_WKG_ENB_SECURE_FOR_INTR106_MAX  (0x00000001U)

#define CSL_WUGENMPU_WKG_ENB_SECURE_D_0_WKG_ENB_SECURE_FOR_INTR107_MASK  (0x00000800U)
#define CSL_WUGENMPU_WKG_ENB_SECURE_D_0_WKG_ENB_SECURE_FOR_INTR107_SHIFT  (11U)
#define CSL_WUGENMPU_WKG_ENB_SECURE_D_0_WKG_ENB_SECURE_FOR_INTR107_RESETVAL  (0x00000001U)
#define CSL_WUGENMPU_WKG_ENB_SECURE_D_0_WKG_ENB_SECURE_FOR_INTR107_MAX  (0x00000001U)

#define CSL_WUGENMPU_WKG_ENB_SECURE_D_0_WKG_ENB_SECURE_FOR_INTR108_MASK  (0x00001000U)
#define CSL_WUGENMPU_WKG_ENB_SECURE_D_0_WKG_ENB_SECURE_FOR_INTR108_SHIFT  (12U)
#define CSL_WUGENMPU_WKG_ENB_SECURE_D_0_WKG_ENB_SECURE_FOR_INTR108_RESETVAL  (0x00000001U)
#define CSL_WUGENMPU_WKG_ENB_SECURE_D_0_WKG_ENB_SECURE_FOR_INTR108_MAX  (0x00000001U)

#define CSL_WUGENMPU_WKG_ENB_SECURE_D_0_WKG_ENB_SECURE_FOR_INTR109_MASK  (0x00002000U)
#define CSL_WUGENMPU_WKG_ENB_SECURE_D_0_WKG_ENB_SECURE_FOR_INTR109_SHIFT  (13U)
#define CSL_WUGENMPU_WKG_ENB_SECURE_D_0_WKG_ENB_SECURE_FOR_INTR109_RESETVAL  (0x00000001U)
#define CSL_WUGENMPU_WKG_ENB_SECURE_D_0_WKG_ENB_SECURE_FOR_INTR109_MAX  (0x00000001U)

#define CSL_WUGENMPU_WKG_ENB_SECURE_D_0_WKG_ENB_SECURE_FOR_INTR110_MASK  (0x00004000U)
#define CSL_WUGENMPU_WKG_ENB_SECURE_D_0_WKG_ENB_SECURE_FOR_INTR110_SHIFT  (14U)
#define CSL_WUGENMPU_WKG_ENB_SECURE_D_0_WKG_ENB_SECURE_FOR_INTR110_RESETVAL  (0x00000001U)
#define CSL_WUGENMPU_WKG_ENB_SECURE_D_0_WKG_ENB_SECURE_FOR_INTR110_MAX  (0x00000001U)

#define CSL_WUGENMPU_WKG_ENB_SECURE_D_0_WKG_ENB_SECURE_FOR_INTR111_MASK  (0x00008000U)
#define CSL_WUGENMPU_WKG_ENB_SECURE_D_0_WKG_ENB_SECURE_FOR_INTR111_SHIFT  (15U)
#define CSL_WUGENMPU_WKG_ENB_SECURE_D_0_WKG_ENB_SECURE_FOR_INTR111_RESETVAL  (0x00000001U)
#define CSL_WUGENMPU_WKG_ENB_SECURE_D_0_WKG_ENB_SECURE_FOR_INTR111_MAX  (0x00000001U)

#define CSL_WUGENMPU_WKG_ENB_SECURE_D_0_WKG_ENB_SECURE_FOR_INTR112_MASK  (0x00010000U)
#define CSL_WUGENMPU_WKG_ENB_SECURE_D_0_WKG_ENB_SECURE_FOR_INTR112_SHIFT  (16U)
#define CSL_WUGENMPU_WKG_ENB_SECURE_D_0_WKG_ENB_SECURE_FOR_INTR112_RESETVAL  (0x00000001U)
#define CSL_WUGENMPU_WKG_ENB_SECURE_D_0_WKG_ENB_SECURE_FOR_INTR112_MAX  (0x00000001U)

#define CSL_WUGENMPU_WKG_ENB_SECURE_D_0_WKG_ENB_SECURE_FOR_INTR113_MASK  (0x00020000U)
#define CSL_WUGENMPU_WKG_ENB_SECURE_D_0_WKG_ENB_SECURE_FOR_INTR113_SHIFT  (17U)
#define CSL_WUGENMPU_WKG_ENB_SECURE_D_0_WKG_ENB_SECURE_FOR_INTR113_RESETVAL  (0x00000001U)
#define CSL_WUGENMPU_WKG_ENB_SECURE_D_0_WKG_ENB_SECURE_FOR_INTR113_MAX  (0x00000001U)

#define CSL_WUGENMPU_WKG_ENB_SECURE_D_0_WKG_ENB_SECURE_FOR_INTR114_MASK  (0x00040000U)
#define CSL_WUGENMPU_WKG_ENB_SECURE_D_0_WKG_ENB_SECURE_FOR_INTR114_SHIFT  (18U)
#define CSL_WUGENMPU_WKG_ENB_SECURE_D_0_WKG_ENB_SECURE_FOR_INTR114_RESETVAL  (0x00000001U)
#define CSL_WUGENMPU_WKG_ENB_SECURE_D_0_WKG_ENB_SECURE_FOR_INTR114_MAX  (0x00000001U)

#define CSL_WUGENMPU_WKG_ENB_SECURE_D_0_WKG_ENB_SECURE_FOR_INTR115_MASK  (0x00080000U)
#define CSL_WUGENMPU_WKG_ENB_SECURE_D_0_WKG_ENB_SECURE_FOR_INTR115_SHIFT  (19U)
#define CSL_WUGENMPU_WKG_ENB_SECURE_D_0_WKG_ENB_SECURE_FOR_INTR115_RESETVAL  (0x00000001U)
#define CSL_WUGENMPU_WKG_ENB_SECURE_D_0_WKG_ENB_SECURE_FOR_INTR115_MAX  (0x00000001U)

#define CSL_WUGENMPU_WKG_ENB_SECURE_D_0_WKG_ENB_SECURE_FOR_INTR116_MASK  (0x00100000U)
#define CSL_WUGENMPU_WKG_ENB_SECURE_D_0_WKG_ENB_SECURE_FOR_INTR116_SHIFT  (20U)
#define CSL_WUGENMPU_WKG_ENB_SECURE_D_0_WKG_ENB_SECURE_FOR_INTR116_RESETVAL  (0x00000001U)
#define CSL_WUGENMPU_WKG_ENB_SECURE_D_0_WKG_ENB_SECURE_FOR_INTR116_MAX  (0x00000001U)

#define CSL_WUGENMPU_WKG_ENB_SECURE_D_0_WKG_ENB_SECURE_FOR_INTR117_MASK  (0x00200000U)
#define CSL_WUGENMPU_WKG_ENB_SECURE_D_0_WKG_ENB_SECURE_FOR_INTR117_SHIFT  (21U)
#define CSL_WUGENMPU_WKG_ENB_SECURE_D_0_WKG_ENB_SECURE_FOR_INTR117_RESETVAL  (0x00000001U)
#define CSL_WUGENMPU_WKG_ENB_SECURE_D_0_WKG_ENB_SECURE_FOR_INTR117_MAX  (0x00000001U)

#define CSL_WUGENMPU_WKG_ENB_SECURE_D_0_WKG_ENB_SECURE_FOR_INTR118_MASK  (0x00400000U)
#define CSL_WUGENMPU_WKG_ENB_SECURE_D_0_WKG_ENB_SECURE_FOR_INTR118_SHIFT  (22U)
#define CSL_WUGENMPU_WKG_ENB_SECURE_D_0_WKG_ENB_SECURE_FOR_INTR118_RESETVAL  (0x00000001U)
#define CSL_WUGENMPU_WKG_ENB_SECURE_D_0_WKG_ENB_SECURE_FOR_INTR118_MAX  (0x00000001U)

#define CSL_WUGENMPU_WKG_ENB_SECURE_D_0_WKG_ENB_SECURE_FOR_INTR119_MASK  (0x00800000U)
#define CSL_WUGENMPU_WKG_ENB_SECURE_D_0_WKG_ENB_SECURE_FOR_INTR119_SHIFT  (23U)
#define CSL_WUGENMPU_WKG_ENB_SECURE_D_0_WKG_ENB_SECURE_FOR_INTR119_RESETVAL  (0x00000001U)
#define CSL_WUGENMPU_WKG_ENB_SECURE_D_0_WKG_ENB_SECURE_FOR_INTR119_MAX  (0x00000001U)

#define CSL_WUGENMPU_WKG_ENB_SECURE_D_0_WKG_ENB_SECURE_FOR_INTR120_MASK  (0x01000000U)
#define CSL_WUGENMPU_WKG_ENB_SECURE_D_0_WKG_ENB_SECURE_FOR_INTR120_SHIFT  (24U)
#define CSL_WUGENMPU_WKG_ENB_SECURE_D_0_WKG_ENB_SECURE_FOR_INTR120_RESETVAL  (0x00000001U)
#define CSL_WUGENMPU_WKG_ENB_SECURE_D_0_WKG_ENB_SECURE_FOR_INTR120_MAX  (0x00000001U)

#define CSL_WUGENMPU_WKG_ENB_SECURE_D_0_WKG_ENB_SECURE_FOR_INTR121_MASK  (0x02000000U)
#define CSL_WUGENMPU_WKG_ENB_SECURE_D_0_WKG_ENB_SECURE_FOR_INTR121_SHIFT  (25U)
#define CSL_WUGENMPU_WKG_ENB_SECURE_D_0_WKG_ENB_SECURE_FOR_INTR121_RESETVAL  (0x00000001U)
#define CSL_WUGENMPU_WKG_ENB_SECURE_D_0_WKG_ENB_SECURE_FOR_INTR121_MAX  (0x00000001U)

#define CSL_WUGENMPU_WKG_ENB_SECURE_D_0_WKG_ENB_SECURE_FOR_INTR122_MASK  (0x04000000U)
#define CSL_WUGENMPU_WKG_ENB_SECURE_D_0_WKG_ENB_SECURE_FOR_INTR122_SHIFT  (26U)
#define CSL_WUGENMPU_WKG_ENB_SECURE_D_0_WKG_ENB_SECURE_FOR_INTR122_RESETVAL  (0x00000001U)
#define CSL_WUGENMPU_WKG_ENB_SECURE_D_0_WKG_ENB_SECURE_FOR_INTR122_MAX  (0x00000001U)

#define CSL_WUGENMPU_WKG_ENB_SECURE_D_0_WKG_ENB_SECURE_FOR_INTR123_MASK  (0x08000000U)
#define CSL_WUGENMPU_WKG_ENB_SECURE_D_0_WKG_ENB_SECURE_FOR_INTR123_SHIFT  (27U)
#define CSL_WUGENMPU_WKG_ENB_SECURE_D_0_WKG_ENB_SECURE_FOR_INTR123_RESETVAL  (0x00000001U)
#define CSL_WUGENMPU_WKG_ENB_SECURE_D_0_WKG_ENB_SECURE_FOR_INTR123_MAX  (0x00000001U)

#define CSL_WUGENMPU_WKG_ENB_SECURE_D_0_WKG_ENB_SECURE_FOR_INTR124_MASK  (0x10000000U)
#define CSL_WUGENMPU_WKG_ENB_SECURE_D_0_WKG_ENB_SECURE_FOR_INTR124_SHIFT  (28U)
#define CSL_WUGENMPU_WKG_ENB_SECURE_D_0_WKG_ENB_SECURE_FOR_INTR124_RESETVAL  (0x00000001U)
#define CSL_WUGENMPU_WKG_ENB_SECURE_D_0_WKG_ENB_SECURE_FOR_INTR124_MAX  (0x00000001U)

#define CSL_WUGENMPU_WKG_ENB_SECURE_D_0_WKG_ENB_SECURE_FOR_INTR125_MASK  (0x20000000U)
#define CSL_WUGENMPU_WKG_ENB_SECURE_D_0_WKG_ENB_SECURE_FOR_INTR125_SHIFT  (29U)
#define CSL_WUGENMPU_WKG_ENB_SECURE_D_0_WKG_ENB_SECURE_FOR_INTR125_RESETVAL  (0x00000001U)
#define CSL_WUGENMPU_WKG_ENB_SECURE_D_0_WKG_ENB_SECURE_FOR_INTR125_MAX  (0x00000001U)

#define CSL_WUGENMPU_WKG_ENB_SECURE_D_0_WKG_ENB_SECURE_FOR_INTR126_MASK  (0x40000000U)
#define CSL_WUGENMPU_WKG_ENB_SECURE_D_0_WKG_ENB_SECURE_FOR_INTR126_SHIFT  (30U)
#define CSL_WUGENMPU_WKG_ENB_SECURE_D_0_WKG_ENB_SECURE_FOR_INTR126_RESETVAL  (0x00000001U)
#define CSL_WUGENMPU_WKG_ENB_SECURE_D_0_WKG_ENB_SECURE_FOR_INTR126_MAX  (0x00000001U)

#define CSL_WUGENMPU_WKG_ENB_SECURE_D_0_WKG_ENB_SECURE_FOR_INTR127_MASK  (0x80000000U)
#define CSL_WUGENMPU_WKG_ENB_SECURE_D_0_WKG_ENB_SECURE_FOR_INTR127_SHIFT  (31U)
#define CSL_WUGENMPU_WKG_ENB_SECURE_D_0_WKG_ENB_SECURE_FOR_INTR127_RESETVAL  (0x00000001U)
#define CSL_WUGENMPU_WKG_ENB_SECURE_D_0_WKG_ENB_SECURE_FOR_INTR127_MAX  (0x00000001U)

#define CSL_WUGENMPU_WKG_ENB_SECURE_D_0_RESETVAL                (0xffffffffU)

/* WKG_ENB_SECURE_E_0 */

#define CSL_WUGENMPU_WKG_ENB_SECURE_E_0_WKG_ENB_SECURE_FOR_INTR128_MASK  (0x00000001U)
#define CSL_WUGENMPU_WKG_ENB_SECURE_E_0_WKG_ENB_SECURE_FOR_INTR128_SHIFT  (0U)
#define CSL_WUGENMPU_WKG_ENB_SECURE_E_0_WKG_ENB_SECURE_FOR_INTR128_RESETVAL  (0x00000001U)
#define CSL_WUGENMPU_WKG_ENB_SECURE_E_0_WKG_ENB_SECURE_FOR_INTR128_MAX  (0x00000001U)

#define CSL_WUGENMPU_WKG_ENB_SECURE_E_0_WKG_ENB_SECURE_FOR_INTR129_MASK  (0x00000002U)
#define CSL_WUGENMPU_WKG_ENB_SECURE_E_0_WKG_ENB_SECURE_FOR_INTR129_SHIFT  (1U)
#define CSL_WUGENMPU_WKG_ENB_SECURE_E_0_WKG_ENB_SECURE_FOR_INTR129_RESETVAL  (0x00000001U)
#define CSL_WUGENMPU_WKG_ENB_SECURE_E_0_WKG_ENB_SECURE_FOR_INTR129_MAX  (0x00000001U)

#define CSL_WUGENMPU_WKG_ENB_SECURE_E_0_WKG_ENB_SECURE_FOR_INTR130_MASK  (0x00000004U)
#define CSL_WUGENMPU_WKG_ENB_SECURE_E_0_WKG_ENB_SECURE_FOR_INTR130_SHIFT  (2U)
#define CSL_WUGENMPU_WKG_ENB_SECURE_E_0_WKG_ENB_SECURE_FOR_INTR130_RESETVAL  (0x00000001U)
#define CSL_WUGENMPU_WKG_ENB_SECURE_E_0_WKG_ENB_SECURE_FOR_INTR130_MAX  (0x00000001U)

#define CSL_WUGENMPU_WKG_ENB_SECURE_E_0_WKG_ENB_SECURE_FOR_INTR131_MASK  (0x00000008U)
#define CSL_WUGENMPU_WKG_ENB_SECURE_E_0_WKG_ENB_SECURE_FOR_INTR131_SHIFT  (3U)
#define CSL_WUGENMPU_WKG_ENB_SECURE_E_0_WKG_ENB_SECURE_FOR_INTR131_RESETVAL  (0x00000001U)
#define CSL_WUGENMPU_WKG_ENB_SECURE_E_0_WKG_ENB_SECURE_FOR_INTR131_MAX  (0x00000001U)

#define CSL_WUGENMPU_WKG_ENB_SECURE_E_0_WKG_ENB_SECURE_FOR_INTR132_MASK  (0x00000010U)
#define CSL_WUGENMPU_WKG_ENB_SECURE_E_0_WKG_ENB_SECURE_FOR_INTR132_SHIFT  (4U)
#define CSL_WUGENMPU_WKG_ENB_SECURE_E_0_WKG_ENB_SECURE_FOR_INTR132_RESETVAL  (0x00000001U)
#define CSL_WUGENMPU_WKG_ENB_SECURE_E_0_WKG_ENB_SECURE_FOR_INTR132_MAX  (0x00000001U)

#define CSL_WUGENMPU_WKG_ENB_SECURE_E_0_WKG_ENB_SECURE_FOR_INTR133_MASK  (0x00000020U)
#define CSL_WUGENMPU_WKG_ENB_SECURE_E_0_WKG_ENB_SECURE_FOR_INTR133_SHIFT  (5U)
#define CSL_WUGENMPU_WKG_ENB_SECURE_E_0_WKG_ENB_SECURE_FOR_INTR133_RESETVAL  (0x00000001U)
#define CSL_WUGENMPU_WKG_ENB_SECURE_E_0_WKG_ENB_SECURE_FOR_INTR133_MAX  (0x00000001U)

#define CSL_WUGENMPU_WKG_ENB_SECURE_E_0_WKG_ENB_SECURE_FOR_INTR134_MASK  (0x00000040U)
#define CSL_WUGENMPU_WKG_ENB_SECURE_E_0_WKG_ENB_SECURE_FOR_INTR134_SHIFT  (6U)
#define CSL_WUGENMPU_WKG_ENB_SECURE_E_0_WKG_ENB_SECURE_FOR_INTR134_RESETVAL  (0x00000001U)
#define CSL_WUGENMPU_WKG_ENB_SECURE_E_0_WKG_ENB_SECURE_FOR_INTR134_MAX  (0x00000001U)

#define CSL_WUGENMPU_WKG_ENB_SECURE_E_0_WKG_ENB_SECURE_FOR_INTR135_MASK  (0x00000080U)
#define CSL_WUGENMPU_WKG_ENB_SECURE_E_0_WKG_ENB_SECURE_FOR_INTR135_SHIFT  (7U)
#define CSL_WUGENMPU_WKG_ENB_SECURE_E_0_WKG_ENB_SECURE_FOR_INTR135_RESETVAL  (0x00000001U)
#define CSL_WUGENMPU_WKG_ENB_SECURE_E_0_WKG_ENB_SECURE_FOR_INTR135_MAX  (0x00000001U)

#define CSL_WUGENMPU_WKG_ENB_SECURE_E_0_WKG_ENB_SECURE_FOR_INTR136_MASK  (0x00000100U)
#define CSL_WUGENMPU_WKG_ENB_SECURE_E_0_WKG_ENB_SECURE_FOR_INTR136_SHIFT  (8U)
#define CSL_WUGENMPU_WKG_ENB_SECURE_E_0_WKG_ENB_SECURE_FOR_INTR136_RESETVAL  (0x00000001U)
#define CSL_WUGENMPU_WKG_ENB_SECURE_E_0_WKG_ENB_SECURE_FOR_INTR136_MAX  (0x00000001U)

#define CSL_WUGENMPU_WKG_ENB_SECURE_E_0_WKG_ENB_SECURE_FOR_INTR137_MASK  (0x00000200U)
#define CSL_WUGENMPU_WKG_ENB_SECURE_E_0_WKG_ENB_SECURE_FOR_INTR137_SHIFT  (9U)
#define CSL_WUGENMPU_WKG_ENB_SECURE_E_0_WKG_ENB_SECURE_FOR_INTR137_RESETVAL  (0x00000001U)
#define CSL_WUGENMPU_WKG_ENB_SECURE_E_0_WKG_ENB_SECURE_FOR_INTR137_MAX  (0x00000001U)

#define CSL_WUGENMPU_WKG_ENB_SECURE_E_0_WKG_ENB_SECURE_FOR_INTR138_MASK  (0x00000400U)
#define CSL_WUGENMPU_WKG_ENB_SECURE_E_0_WKG_ENB_SECURE_FOR_INTR138_SHIFT  (10U)
#define CSL_WUGENMPU_WKG_ENB_SECURE_E_0_WKG_ENB_SECURE_FOR_INTR138_RESETVAL  (0x00000001U)
#define CSL_WUGENMPU_WKG_ENB_SECURE_E_0_WKG_ENB_SECURE_FOR_INTR138_MAX  (0x00000001U)

#define CSL_WUGENMPU_WKG_ENB_SECURE_E_0_WKG_ENB_SECURE_FOR_INTR139_MASK  (0x00000800U)
#define CSL_WUGENMPU_WKG_ENB_SECURE_E_0_WKG_ENB_SECURE_FOR_INTR139_SHIFT  (11U)
#define CSL_WUGENMPU_WKG_ENB_SECURE_E_0_WKG_ENB_SECURE_FOR_INTR139_RESETVAL  (0x00000001U)
#define CSL_WUGENMPU_WKG_ENB_SECURE_E_0_WKG_ENB_SECURE_FOR_INTR139_MAX  (0x00000001U)

#define CSL_WUGENMPU_WKG_ENB_SECURE_E_0_WKG_ENB_SECURE_FOR_INTR140_MASK  (0x00001000U)
#define CSL_WUGENMPU_WKG_ENB_SECURE_E_0_WKG_ENB_SECURE_FOR_INTR140_SHIFT  (12U)
#define CSL_WUGENMPU_WKG_ENB_SECURE_E_0_WKG_ENB_SECURE_FOR_INTR140_RESETVAL  (0x00000001U)
#define CSL_WUGENMPU_WKG_ENB_SECURE_E_0_WKG_ENB_SECURE_FOR_INTR140_MAX  (0x00000001U)

#define CSL_WUGENMPU_WKG_ENB_SECURE_E_0_WKG_ENB_SECURE_FOR_INTR141_MASK  (0x00002000U)
#define CSL_WUGENMPU_WKG_ENB_SECURE_E_0_WKG_ENB_SECURE_FOR_INTR141_SHIFT  (13U)
#define CSL_WUGENMPU_WKG_ENB_SECURE_E_0_WKG_ENB_SECURE_FOR_INTR141_RESETVAL  (0x00000001U)
#define CSL_WUGENMPU_WKG_ENB_SECURE_E_0_WKG_ENB_SECURE_FOR_INTR141_MAX  (0x00000001U)

#define CSL_WUGENMPU_WKG_ENB_SECURE_E_0_WKG_ENB_SECURE_FOR_INTR142_MASK  (0x00004000U)
#define CSL_WUGENMPU_WKG_ENB_SECURE_E_0_WKG_ENB_SECURE_FOR_INTR142_SHIFT  (14U)
#define CSL_WUGENMPU_WKG_ENB_SECURE_E_0_WKG_ENB_SECURE_FOR_INTR142_RESETVAL  (0x00000001U)
#define CSL_WUGENMPU_WKG_ENB_SECURE_E_0_WKG_ENB_SECURE_FOR_INTR142_MAX  (0x00000001U)

#define CSL_WUGENMPU_WKG_ENB_SECURE_E_0_WKG_ENB_SECURE_FOR_INTR143_MASK  (0x00008000U)
#define CSL_WUGENMPU_WKG_ENB_SECURE_E_0_WKG_ENB_SECURE_FOR_INTR143_SHIFT  (15U)
#define CSL_WUGENMPU_WKG_ENB_SECURE_E_0_WKG_ENB_SECURE_FOR_INTR143_RESETVAL  (0x00000001U)
#define CSL_WUGENMPU_WKG_ENB_SECURE_E_0_WKG_ENB_SECURE_FOR_INTR143_MAX  (0x00000001U)

#define CSL_WUGENMPU_WKG_ENB_SECURE_E_0_WKG_ENB_SECURE_FOR_INTR144_MASK  (0x00010000U)
#define CSL_WUGENMPU_WKG_ENB_SECURE_E_0_WKG_ENB_SECURE_FOR_INTR144_SHIFT  (16U)
#define CSL_WUGENMPU_WKG_ENB_SECURE_E_0_WKG_ENB_SECURE_FOR_INTR144_RESETVAL  (0x00000001U)
#define CSL_WUGENMPU_WKG_ENB_SECURE_E_0_WKG_ENB_SECURE_FOR_INTR144_MAX  (0x00000001U)

#define CSL_WUGENMPU_WKG_ENB_SECURE_E_0_WKG_ENB_SECURE_FOR_INTR145_MASK  (0x00020000U)
#define CSL_WUGENMPU_WKG_ENB_SECURE_E_0_WKG_ENB_SECURE_FOR_INTR145_SHIFT  (17U)
#define CSL_WUGENMPU_WKG_ENB_SECURE_E_0_WKG_ENB_SECURE_FOR_INTR145_RESETVAL  (0x00000001U)
#define CSL_WUGENMPU_WKG_ENB_SECURE_E_0_WKG_ENB_SECURE_FOR_INTR145_MAX  (0x00000001U)

#define CSL_WUGENMPU_WKG_ENB_SECURE_E_0_WKG_ENB_SECURE_FOR_INTR146_MASK  (0x00040000U)
#define CSL_WUGENMPU_WKG_ENB_SECURE_E_0_WKG_ENB_SECURE_FOR_INTR146_SHIFT  (18U)
#define CSL_WUGENMPU_WKG_ENB_SECURE_E_0_WKG_ENB_SECURE_FOR_INTR146_RESETVAL  (0x00000001U)
#define CSL_WUGENMPU_WKG_ENB_SECURE_E_0_WKG_ENB_SECURE_FOR_INTR146_MAX  (0x00000001U)

#define CSL_WUGENMPU_WKG_ENB_SECURE_E_0_WKG_ENB_SECURE_FOR_INTR147_MASK  (0x00080000U)
#define CSL_WUGENMPU_WKG_ENB_SECURE_E_0_WKG_ENB_SECURE_FOR_INTR147_SHIFT  (19U)
#define CSL_WUGENMPU_WKG_ENB_SECURE_E_0_WKG_ENB_SECURE_FOR_INTR147_RESETVAL  (0x00000001U)
#define CSL_WUGENMPU_WKG_ENB_SECURE_E_0_WKG_ENB_SECURE_FOR_INTR147_MAX  (0x00000001U)

#define CSL_WUGENMPU_WKG_ENB_SECURE_E_0_WKG_ENB_SECURE_FOR_INTR148_MASK  (0x00100000U)
#define CSL_WUGENMPU_WKG_ENB_SECURE_E_0_WKG_ENB_SECURE_FOR_INTR148_SHIFT  (20U)
#define CSL_WUGENMPU_WKG_ENB_SECURE_E_0_WKG_ENB_SECURE_FOR_INTR148_RESETVAL  (0x00000001U)
#define CSL_WUGENMPU_WKG_ENB_SECURE_E_0_WKG_ENB_SECURE_FOR_INTR148_MAX  (0x00000001U)

#define CSL_WUGENMPU_WKG_ENB_SECURE_E_0_WKG_ENB_SECURE_FOR_INTR149_MASK  (0x00200000U)
#define CSL_WUGENMPU_WKG_ENB_SECURE_E_0_WKG_ENB_SECURE_FOR_INTR149_SHIFT  (21U)
#define CSL_WUGENMPU_WKG_ENB_SECURE_E_0_WKG_ENB_SECURE_FOR_INTR149_RESETVAL  (0x00000001U)
#define CSL_WUGENMPU_WKG_ENB_SECURE_E_0_WKG_ENB_SECURE_FOR_INTR149_MAX  (0x00000001U)

#define CSL_WUGENMPU_WKG_ENB_SECURE_E_0_WKG_ENB_SECURE_FOR_INTR150_MASK  (0x00400000U)
#define CSL_WUGENMPU_WKG_ENB_SECURE_E_0_WKG_ENB_SECURE_FOR_INTR150_SHIFT  (22U)
#define CSL_WUGENMPU_WKG_ENB_SECURE_E_0_WKG_ENB_SECURE_FOR_INTR150_RESETVAL  (0x00000001U)
#define CSL_WUGENMPU_WKG_ENB_SECURE_E_0_WKG_ENB_SECURE_FOR_INTR150_MAX  (0x00000001U)

#define CSL_WUGENMPU_WKG_ENB_SECURE_E_0_WKG_ENB_SECURE_FOR_INTR151_MASK  (0x00800000U)
#define CSL_WUGENMPU_WKG_ENB_SECURE_E_0_WKG_ENB_SECURE_FOR_INTR151_SHIFT  (23U)
#define CSL_WUGENMPU_WKG_ENB_SECURE_E_0_WKG_ENB_SECURE_FOR_INTR151_RESETVAL  (0x00000001U)
#define CSL_WUGENMPU_WKG_ENB_SECURE_E_0_WKG_ENB_SECURE_FOR_INTR151_MAX  (0x00000001U)

#define CSL_WUGENMPU_WKG_ENB_SECURE_E_0_WKG_ENB_SECURE_FOR_INTR152_MASK  (0x01000000U)
#define CSL_WUGENMPU_WKG_ENB_SECURE_E_0_WKG_ENB_SECURE_FOR_INTR152_SHIFT  (24U)
#define CSL_WUGENMPU_WKG_ENB_SECURE_E_0_WKG_ENB_SECURE_FOR_INTR152_RESETVAL  (0x00000001U)
#define CSL_WUGENMPU_WKG_ENB_SECURE_E_0_WKG_ENB_SECURE_FOR_INTR152_MAX  (0x00000001U)

#define CSL_WUGENMPU_WKG_ENB_SECURE_E_0_WKG_ENB_SECURE_FOR_INTR153_MASK  (0x02000000U)
#define CSL_WUGENMPU_WKG_ENB_SECURE_E_0_WKG_ENB_SECURE_FOR_INTR153_SHIFT  (25U)
#define CSL_WUGENMPU_WKG_ENB_SECURE_E_0_WKG_ENB_SECURE_FOR_INTR153_RESETVAL  (0x00000001U)
#define CSL_WUGENMPU_WKG_ENB_SECURE_E_0_WKG_ENB_SECURE_FOR_INTR153_MAX  (0x00000001U)

#define CSL_WUGENMPU_WKG_ENB_SECURE_E_0_WKG_ENB_SECURE_FOR_INTR154_MASK  (0x04000000U)
#define CSL_WUGENMPU_WKG_ENB_SECURE_E_0_WKG_ENB_SECURE_FOR_INTR154_SHIFT  (26U)
#define CSL_WUGENMPU_WKG_ENB_SECURE_E_0_WKG_ENB_SECURE_FOR_INTR154_RESETVAL  (0x00000001U)
#define CSL_WUGENMPU_WKG_ENB_SECURE_E_0_WKG_ENB_SECURE_FOR_INTR154_MAX  (0x00000001U)

#define CSL_WUGENMPU_WKG_ENB_SECURE_E_0_WKG_ENB_SECURE_FOR_INTR155_MASK  (0x08000000U)
#define CSL_WUGENMPU_WKG_ENB_SECURE_E_0_WKG_ENB_SECURE_FOR_INTR155_SHIFT  (27U)
#define CSL_WUGENMPU_WKG_ENB_SECURE_E_0_WKG_ENB_SECURE_FOR_INTR155_RESETVAL  (0x00000001U)
#define CSL_WUGENMPU_WKG_ENB_SECURE_E_0_WKG_ENB_SECURE_FOR_INTR155_MAX  (0x00000001U)

#define CSL_WUGENMPU_WKG_ENB_SECURE_E_0_WKG_ENB_SECURE_FOR_INTR156_MASK  (0x10000000U)
#define CSL_WUGENMPU_WKG_ENB_SECURE_E_0_WKG_ENB_SECURE_FOR_INTR156_SHIFT  (28U)
#define CSL_WUGENMPU_WKG_ENB_SECURE_E_0_WKG_ENB_SECURE_FOR_INTR156_RESETVAL  (0x00000001U)
#define CSL_WUGENMPU_WKG_ENB_SECURE_E_0_WKG_ENB_SECURE_FOR_INTR156_MAX  (0x00000001U)

#define CSL_WUGENMPU_WKG_ENB_SECURE_E_0_WKG_ENB_SECURE_FOR_INTR157_MASK  (0x20000000U)
#define CSL_WUGENMPU_WKG_ENB_SECURE_E_0_WKG_ENB_SECURE_FOR_INTR157_SHIFT  (29U)
#define CSL_WUGENMPU_WKG_ENB_SECURE_E_0_WKG_ENB_SECURE_FOR_INTR157_RESETVAL  (0x00000001U)
#define CSL_WUGENMPU_WKG_ENB_SECURE_E_0_WKG_ENB_SECURE_FOR_INTR157_MAX  (0x00000001U)

#define CSL_WUGENMPU_WKG_ENB_SECURE_E_0_WKG_ENB_SECURE_FOR_INTR158_MASK  (0x40000000U)
#define CSL_WUGENMPU_WKG_ENB_SECURE_E_0_WKG_ENB_SECURE_FOR_INTR158_SHIFT  (30U)
#define CSL_WUGENMPU_WKG_ENB_SECURE_E_0_WKG_ENB_SECURE_FOR_INTR158_RESETVAL  (0x00000001U)
#define CSL_WUGENMPU_WKG_ENB_SECURE_E_0_WKG_ENB_SECURE_FOR_INTR158_MAX  (0x00000001U)

#define CSL_WUGENMPU_WKG_ENB_SECURE_E_0_WKG_ENB_SECURE_FOR_INTR159_MASK  (0x80000000U)
#define CSL_WUGENMPU_WKG_ENB_SECURE_E_0_WKG_ENB_SECURE_FOR_INTR159_SHIFT  (31U)
#define CSL_WUGENMPU_WKG_ENB_SECURE_E_0_WKG_ENB_SECURE_FOR_INTR159_RESETVAL  (0x00000001U)
#define CSL_WUGENMPU_WKG_ENB_SECURE_E_0_WKG_ENB_SECURE_FOR_INTR159_MAX  (0x00000001U)

#define CSL_WUGENMPU_WKG_ENB_SECURE_E_0_RESETVAL                (0xffffffffU)

/* WKG_CONTROL_1 */

#define CSL_WUGENMPU_WKG_CONTROL_1_STANDBYWFI_MASK              (0x00000100U)
#define CSL_WUGENMPU_WKG_CONTROL_1_STANDBYWFI_SHIFT             (8U)
#define CSL_WUGENMPU_WKG_CONTROL_1_STANDBYWFI_RESETVAL          (0x00000000U)
#define CSL_WUGENMPU_WKG_CONTROL_1_STANDBYWFI_MAX               (0x00000001U)

#define CSL_WUGENMPU_WKG_CONTROL_1_STANDBYWFE_MASK              (0x00000200U)
#define CSL_WUGENMPU_WKG_CONTROL_1_STANDBYWFE_SHIFT             (9U)
#define CSL_WUGENMPU_WKG_CONTROL_1_STANDBYWFE_RESETVAL          (0x00000000U)
#define CSL_WUGENMPU_WKG_CONTROL_1_STANDBYWFE_MAX               (0x00000001U)

#define CSL_WUGENMPU_WKG_CONTROL_1_EVENTO_MASK                  (0x00000400U)
#define CSL_WUGENMPU_WKG_CONTROL_1_EVENTO_SHIFT                 (10U)
#define CSL_WUGENMPU_WKG_CONTROL_1_EVENTO_RESETVAL              (0x00000000U)
#define CSL_WUGENMPU_WKG_CONTROL_1_EVENTO_MAX                   (0x00000001U)

#define CSL_WUGENMPU_WKG_CONTROL_1_MPU_COLD_RESET_MASK          (0x00002000U)
#define CSL_WUGENMPU_WKG_CONTROL_1_MPU_COLD_RESET_SHIFT         (13U)
#define CSL_WUGENMPU_WKG_CONTROL_1_MPU_COLD_RESET_RESETVAL      (0x00000000U)
#define CSL_WUGENMPU_WKG_CONTROL_1_MPU_COLD_RESET_MAX           (0x00000001U)

#define CSL_WUGENMPU_WKG_CONTROL_1_MPU_WARM_RESET_MASK          (0x00004000U)
#define CSL_WUGENMPU_WKG_CONTROL_1_MPU_WARM_RESET_SHIFT         (14U)
#define CSL_WUGENMPU_WKG_CONTROL_1_MPU_WARM_RESET_RESETVAL      (0x00000000U)
#define CSL_WUGENMPU_WKG_CONTROL_1_MPU_WARM_RESET_MAX           (0x00000001U)

#define CSL_WUGENMPU_WKG_CONTROL_1_DOMAINRESET_MASK             (0x00008000U)
#define CSL_WUGENMPU_WKG_CONTROL_1_DOMAINRESET_SHIFT            (15U)
#define CSL_WUGENMPU_WKG_CONTROL_1_DOMAINRESET_RESETVAL         (0x00000000U)
#define CSL_WUGENMPU_WKG_CONTROL_1_DOMAINRESET_MAX              (0x00000001U)

#define CSL_WUGENMPU_WKG_CONTROL_1_RESETVAL                     (0x00000000U)

/* WKG_ENB_A_1 */

#define CSL_WUGENMPU_WKG_ENB_A_1_WKG_ENB_FOR_INTR0_MASK         (0x00000001U)
#define CSL_WUGENMPU_WKG_ENB_A_1_WKG_ENB_FOR_INTR0_SHIFT        (0U)
#define CSL_WUGENMPU_WKG_ENB_A_1_WKG_ENB_FOR_INTR0_RESETVAL     (0x00000001U)
#define CSL_WUGENMPU_WKG_ENB_A_1_WKG_ENB_FOR_INTR0_MAX          (0x00000001U)

#define CSL_WUGENMPU_WKG_ENB_A_1_WKG_ENB_FOR_INTR1_MASK         (0x00000002U)
#define CSL_WUGENMPU_WKG_ENB_A_1_WKG_ENB_FOR_INTR1_SHIFT        (1U)
#define CSL_WUGENMPU_WKG_ENB_A_1_WKG_ENB_FOR_INTR1_RESETVAL     (0x00000001U)
#define CSL_WUGENMPU_WKG_ENB_A_1_WKG_ENB_FOR_INTR1_MAX          (0x00000001U)

#define CSL_WUGENMPU_WKG_ENB_A_1_WKG_ENB_FOR_INTR2_MASK         (0x00000004U)
#define CSL_WUGENMPU_WKG_ENB_A_1_WKG_ENB_FOR_INTR2_SHIFT        (2U)
#define CSL_WUGENMPU_WKG_ENB_A_1_WKG_ENB_FOR_INTR2_RESETVAL     (0x00000001U)
#define CSL_WUGENMPU_WKG_ENB_A_1_WKG_ENB_FOR_INTR2_MAX          (0x00000001U)

#define CSL_WUGENMPU_WKG_ENB_A_1_WKG_ENB_FOR_INTR3_MASK         (0x00000008U)
#define CSL_WUGENMPU_WKG_ENB_A_1_WKG_ENB_FOR_INTR3_SHIFT        (3U)
#define CSL_WUGENMPU_WKG_ENB_A_1_WKG_ENB_FOR_INTR3_RESETVAL     (0x00000001U)
#define CSL_WUGENMPU_WKG_ENB_A_1_WKG_ENB_FOR_INTR3_MAX          (0x00000001U)

#define CSL_WUGENMPU_WKG_ENB_A_1_WKG_ENB_FOR_INTR4_MASK         (0x00000010U)
#define CSL_WUGENMPU_WKG_ENB_A_1_WKG_ENB_FOR_INTR4_SHIFT        (4U)
#define CSL_WUGENMPU_WKG_ENB_A_1_WKG_ENB_FOR_INTR4_RESETVAL     (0x00000001U)
#define CSL_WUGENMPU_WKG_ENB_A_1_WKG_ENB_FOR_INTR4_MAX          (0x00000001U)

#define CSL_WUGENMPU_WKG_ENB_A_1_WKG_ENB_FOR_INTR5_MASK         (0x00000020U)
#define CSL_WUGENMPU_WKG_ENB_A_1_WKG_ENB_FOR_INTR5_SHIFT        (5U)
#define CSL_WUGENMPU_WKG_ENB_A_1_WKG_ENB_FOR_INTR5_RESETVAL     (0x00000001U)
#define CSL_WUGENMPU_WKG_ENB_A_1_WKG_ENB_FOR_INTR5_MAX          (0x00000001U)

#define CSL_WUGENMPU_WKG_ENB_A_1_WKG_ENB_FOR_INTR6_MASK         (0x00000040U)
#define CSL_WUGENMPU_WKG_ENB_A_1_WKG_ENB_FOR_INTR6_SHIFT        (6U)
#define CSL_WUGENMPU_WKG_ENB_A_1_WKG_ENB_FOR_INTR6_RESETVAL     (0x00000001U)
#define CSL_WUGENMPU_WKG_ENB_A_1_WKG_ENB_FOR_INTR6_MAX          (0x00000001U)

#define CSL_WUGENMPU_WKG_ENB_A_1_WKG_ENB_FOR_INTR7_MASK         (0x00000080U)
#define CSL_WUGENMPU_WKG_ENB_A_1_WKG_ENB_FOR_INTR7_SHIFT        (7U)
#define CSL_WUGENMPU_WKG_ENB_A_1_WKG_ENB_FOR_INTR7_RESETVAL     (0x00000001U)
#define CSL_WUGENMPU_WKG_ENB_A_1_WKG_ENB_FOR_INTR7_MAX          (0x00000001U)

#define CSL_WUGENMPU_WKG_ENB_A_1_WKG_ENB_FOR_INTR8_MASK         (0x00000100U)
#define CSL_WUGENMPU_WKG_ENB_A_1_WKG_ENB_FOR_INTR8_SHIFT        (8U)
#define CSL_WUGENMPU_WKG_ENB_A_1_WKG_ENB_FOR_INTR8_RESETVAL     (0x00000000U)
#define CSL_WUGENMPU_WKG_ENB_A_1_WKG_ENB_FOR_INTR8_MAX          (0x00000001U)

#define CSL_WUGENMPU_WKG_ENB_A_1_WKG_ENB_FOR_INTR9_MASK         (0x00000200U)
#define CSL_WUGENMPU_WKG_ENB_A_1_WKG_ENB_FOR_INTR9_SHIFT        (9U)
#define CSL_WUGENMPU_WKG_ENB_A_1_WKG_ENB_FOR_INTR9_RESETVAL     (0x00000001U)
#define CSL_WUGENMPU_WKG_ENB_A_1_WKG_ENB_FOR_INTR9_MAX          (0x00000001U)

#define CSL_WUGENMPU_WKG_ENB_A_1_WKG_ENB_FOR_INTR10_MASK        (0x00000400U)
#define CSL_WUGENMPU_WKG_ENB_A_1_WKG_ENB_FOR_INTR10_SHIFT       (10U)
#define CSL_WUGENMPU_WKG_ENB_A_1_WKG_ENB_FOR_INTR10_RESETVAL    (0x00000001U)
#define CSL_WUGENMPU_WKG_ENB_A_1_WKG_ENB_FOR_INTR10_MAX         (0x00000001U)

#define CSL_WUGENMPU_WKG_ENB_A_1_WKG_ENB_FOR_INTR11_MASK        (0x00000800U)
#define CSL_WUGENMPU_WKG_ENB_A_1_WKG_ENB_FOR_INTR11_SHIFT       (11U)
#define CSL_WUGENMPU_WKG_ENB_A_1_WKG_ENB_FOR_INTR11_RESETVAL    (0x00000001U)
#define CSL_WUGENMPU_WKG_ENB_A_1_WKG_ENB_FOR_INTR11_MAX         (0x00000001U)

#define CSL_WUGENMPU_WKG_ENB_A_1_WKG_ENB_FOR_INTR12_MASK        (0x00001000U)
#define CSL_WUGENMPU_WKG_ENB_A_1_WKG_ENB_FOR_INTR12_SHIFT       (12U)
#define CSL_WUGENMPU_WKG_ENB_A_1_WKG_ENB_FOR_INTR12_RESETVAL    (0x00000001U)
#define CSL_WUGENMPU_WKG_ENB_A_1_WKG_ENB_FOR_INTR12_MAX         (0x00000001U)

#define CSL_WUGENMPU_WKG_ENB_A_1_WKG_ENB_FOR_INTR13_MASK        (0x00002000U)
#define CSL_WUGENMPU_WKG_ENB_A_1_WKG_ENB_FOR_INTR13_SHIFT       (13U)
#define CSL_WUGENMPU_WKG_ENB_A_1_WKG_ENB_FOR_INTR13_RESETVAL    (0x00000001U)
#define CSL_WUGENMPU_WKG_ENB_A_1_WKG_ENB_FOR_INTR13_MAX         (0x00000001U)

#define CSL_WUGENMPU_WKG_ENB_A_1_WKG_ENB_FOR_INTR14_MASK        (0x00004000U)
#define CSL_WUGENMPU_WKG_ENB_A_1_WKG_ENB_FOR_INTR14_SHIFT       (14U)
#define CSL_WUGENMPU_WKG_ENB_A_1_WKG_ENB_FOR_INTR14_RESETVAL    (0x00000001U)
#define CSL_WUGENMPU_WKG_ENB_A_1_WKG_ENB_FOR_INTR14_MAX         (0x00000001U)

#define CSL_WUGENMPU_WKG_ENB_A_1_WKG_ENB_FOR_INTR15_MASK        (0x00008000U)
#define CSL_WUGENMPU_WKG_ENB_A_1_WKG_ENB_FOR_INTR15_SHIFT       (15U)
#define CSL_WUGENMPU_WKG_ENB_A_1_WKG_ENB_FOR_INTR15_RESETVAL    (0x00000001U)
#define CSL_WUGENMPU_WKG_ENB_A_1_WKG_ENB_FOR_INTR15_MAX         (0x00000001U)

#define CSL_WUGENMPU_WKG_ENB_A_1_WKG_ENB_FOR_INTR16_MASK        (0x00010000U)
#define CSL_WUGENMPU_WKG_ENB_A_1_WKG_ENB_FOR_INTR16_SHIFT       (16U)
#define CSL_WUGENMPU_WKG_ENB_A_1_WKG_ENB_FOR_INTR16_RESETVAL    (0x00000001U)
#define CSL_WUGENMPU_WKG_ENB_A_1_WKG_ENB_FOR_INTR16_MAX         (0x00000001U)

#define CSL_WUGENMPU_WKG_ENB_A_1_WKG_ENB_FOR_INTR17_MASK        (0x00020000U)
#define CSL_WUGENMPU_WKG_ENB_A_1_WKG_ENB_FOR_INTR17_SHIFT       (17U)
#define CSL_WUGENMPU_WKG_ENB_A_1_WKG_ENB_FOR_INTR17_RESETVAL    (0x00000001U)
#define CSL_WUGENMPU_WKG_ENB_A_1_WKG_ENB_FOR_INTR17_MAX         (0x00000001U)

#define CSL_WUGENMPU_WKG_ENB_A_1_WKG_ENB_FOR_INTR18_MASK        (0x00040000U)
#define CSL_WUGENMPU_WKG_ENB_A_1_WKG_ENB_FOR_INTR18_SHIFT       (18U)
#define CSL_WUGENMPU_WKG_ENB_A_1_WKG_ENB_FOR_INTR18_RESETVAL    (0x00000001U)
#define CSL_WUGENMPU_WKG_ENB_A_1_WKG_ENB_FOR_INTR18_MAX         (0x00000001U)

#define CSL_WUGENMPU_WKG_ENB_A_1_WKG_ENB_FOR_INTR19_MASK        (0x00080000U)
#define CSL_WUGENMPU_WKG_ENB_A_1_WKG_ENB_FOR_INTR19_SHIFT       (19U)
#define CSL_WUGENMPU_WKG_ENB_A_1_WKG_ENB_FOR_INTR19_RESETVAL    (0x00000001U)
#define CSL_WUGENMPU_WKG_ENB_A_1_WKG_ENB_FOR_INTR19_MAX         (0x00000001U)

#define CSL_WUGENMPU_WKG_ENB_A_1_WKG_ENB_FOR_INTR20_MASK        (0x00100000U)
#define CSL_WUGENMPU_WKG_ENB_A_1_WKG_ENB_FOR_INTR20_SHIFT       (20U)
#define CSL_WUGENMPU_WKG_ENB_A_1_WKG_ENB_FOR_INTR20_RESETVAL    (0x00000001U)
#define CSL_WUGENMPU_WKG_ENB_A_1_WKG_ENB_FOR_INTR20_MAX         (0x00000001U)

#define CSL_WUGENMPU_WKG_ENB_A_1_WKG_ENB_FOR_INTR21_MASK        (0x00200000U)
#define CSL_WUGENMPU_WKG_ENB_A_1_WKG_ENB_FOR_INTR21_SHIFT       (21U)
#define CSL_WUGENMPU_WKG_ENB_A_1_WKG_ENB_FOR_INTR21_RESETVAL    (0x00000001U)
#define CSL_WUGENMPU_WKG_ENB_A_1_WKG_ENB_FOR_INTR21_MAX         (0x00000001U)

#define CSL_WUGENMPU_WKG_ENB_A_1_WKG_ENB_FOR_INTR22_MASK        (0x00400000U)
#define CSL_WUGENMPU_WKG_ENB_A_1_WKG_ENB_FOR_INTR22_SHIFT       (22U)
#define CSL_WUGENMPU_WKG_ENB_A_1_WKG_ENB_FOR_INTR22_RESETVAL    (0x00000001U)
#define CSL_WUGENMPU_WKG_ENB_A_1_WKG_ENB_FOR_INTR22_MAX         (0x00000001U)

#define CSL_WUGENMPU_WKG_ENB_A_1_WKG_ENB_FOR_INTR23_MASK        (0x00800000U)
#define CSL_WUGENMPU_WKG_ENB_A_1_WKG_ENB_FOR_INTR23_SHIFT       (23U)
#define CSL_WUGENMPU_WKG_ENB_A_1_WKG_ENB_FOR_INTR23_RESETVAL    (0x00000001U)
#define CSL_WUGENMPU_WKG_ENB_A_1_WKG_ENB_FOR_INTR23_MAX         (0x00000001U)

#define CSL_WUGENMPU_WKG_ENB_A_1_WKG_ENB_FOR_INTR24_MASK        (0x01000000U)
#define CSL_WUGENMPU_WKG_ENB_A_1_WKG_ENB_FOR_INTR24_SHIFT       (24U)
#define CSL_WUGENMPU_WKG_ENB_A_1_WKG_ENB_FOR_INTR24_RESETVAL    (0x00000001U)
#define CSL_WUGENMPU_WKG_ENB_A_1_WKG_ENB_FOR_INTR24_MAX         (0x00000001U)

#define CSL_WUGENMPU_WKG_ENB_A_1_WKG_ENB_FOR_INTR25_MASK        (0x02000000U)
#define CSL_WUGENMPU_WKG_ENB_A_1_WKG_ENB_FOR_INTR25_SHIFT       (25U)
#define CSL_WUGENMPU_WKG_ENB_A_1_WKG_ENB_FOR_INTR25_RESETVAL    (0x00000001U)
#define CSL_WUGENMPU_WKG_ENB_A_1_WKG_ENB_FOR_INTR25_MAX         (0x00000001U)

#define CSL_WUGENMPU_WKG_ENB_A_1_WKG_ENB_FOR_INTR26_MASK        (0x04000000U)
#define CSL_WUGENMPU_WKG_ENB_A_1_WKG_ENB_FOR_INTR26_SHIFT       (26U)
#define CSL_WUGENMPU_WKG_ENB_A_1_WKG_ENB_FOR_INTR26_RESETVAL    (0x00000001U)
#define CSL_WUGENMPU_WKG_ENB_A_1_WKG_ENB_FOR_INTR26_MAX         (0x00000001U)

#define CSL_WUGENMPU_WKG_ENB_A_1_WKG_ENB_FOR_INTR27_MASK        (0x08000000U)
#define CSL_WUGENMPU_WKG_ENB_A_1_WKG_ENB_FOR_INTR27_SHIFT       (27U)
#define CSL_WUGENMPU_WKG_ENB_A_1_WKG_ENB_FOR_INTR27_RESETVAL    (0x00000001U)
#define CSL_WUGENMPU_WKG_ENB_A_1_WKG_ENB_FOR_INTR27_MAX         (0x00000001U)

#define CSL_WUGENMPU_WKG_ENB_A_1_WKG_ENB_FOR_INTR28_MASK        (0x10000000U)
#define CSL_WUGENMPU_WKG_ENB_A_1_WKG_ENB_FOR_INTR28_SHIFT       (28U)
#define CSL_WUGENMPU_WKG_ENB_A_1_WKG_ENB_FOR_INTR28_RESETVAL    (0x00000001U)
#define CSL_WUGENMPU_WKG_ENB_A_1_WKG_ENB_FOR_INTR28_MAX         (0x00000001U)

#define CSL_WUGENMPU_WKG_ENB_A_1_WKG_ENB_FOR_INTR29_MASK        (0x20000000U)
#define CSL_WUGENMPU_WKG_ENB_A_1_WKG_ENB_FOR_INTR29_SHIFT       (29U)
#define CSL_WUGENMPU_WKG_ENB_A_1_WKG_ENB_FOR_INTR29_RESETVAL    (0x00000001U)
#define CSL_WUGENMPU_WKG_ENB_A_1_WKG_ENB_FOR_INTR29_MAX         (0x00000001U)

#define CSL_WUGENMPU_WKG_ENB_A_1_WKG_ENB_FOR_INTR30_MASK        (0x40000000U)
#define CSL_WUGENMPU_WKG_ENB_A_1_WKG_ENB_FOR_INTR30_SHIFT       (30U)
#define CSL_WUGENMPU_WKG_ENB_A_1_WKG_ENB_FOR_INTR30_RESETVAL    (0x00000001U)
#define CSL_WUGENMPU_WKG_ENB_A_1_WKG_ENB_FOR_INTR30_MAX         (0x00000001U)

#define CSL_WUGENMPU_WKG_ENB_A_1_WKG_ENB_FOR_INTR31_MASK        (0x80000000U)
#define CSL_WUGENMPU_WKG_ENB_A_1_WKG_ENB_FOR_INTR31_SHIFT       (31U)
#define CSL_WUGENMPU_WKG_ENB_A_1_WKG_ENB_FOR_INTR31_RESETVAL    (0x00000001U)
#define CSL_WUGENMPU_WKG_ENB_A_1_WKG_ENB_FOR_INTR31_MAX         (0x00000001U)

#define CSL_WUGENMPU_WKG_ENB_A_1_RESETVAL                       (0xfffffeffU)

/* WKG_ENB_B_1 */

#define CSL_WUGENMPU_WKG_ENB_B_1_WKG_ENB_FOR_INTR32_MASK        (0x00000001U)
#define CSL_WUGENMPU_WKG_ENB_B_1_WKG_ENB_FOR_INTR32_SHIFT       (0U)
#define CSL_WUGENMPU_WKG_ENB_B_1_WKG_ENB_FOR_INTR32_RESETVAL    (0x00000001U)
#define CSL_WUGENMPU_WKG_ENB_B_1_WKG_ENB_FOR_INTR32_MAX         (0x00000001U)

#define CSL_WUGENMPU_WKG_ENB_B_1_WKG_ENB_FOR_INTR33_MASK        (0x00000002U)
#define CSL_WUGENMPU_WKG_ENB_B_1_WKG_ENB_FOR_INTR33_SHIFT       (1U)
#define CSL_WUGENMPU_WKG_ENB_B_1_WKG_ENB_FOR_INTR33_RESETVAL    (0x00000001U)
#define CSL_WUGENMPU_WKG_ENB_B_1_WKG_ENB_FOR_INTR33_MAX         (0x00000001U)

#define CSL_WUGENMPU_WKG_ENB_B_1_WKG_ENB_FOR_INTR34_MASK        (0x00000004U)
#define CSL_WUGENMPU_WKG_ENB_B_1_WKG_ENB_FOR_INTR34_SHIFT       (2U)
#define CSL_WUGENMPU_WKG_ENB_B_1_WKG_ENB_FOR_INTR34_RESETVAL    (0x00000001U)
#define CSL_WUGENMPU_WKG_ENB_B_1_WKG_ENB_FOR_INTR34_MAX         (0x00000001U)

#define CSL_WUGENMPU_WKG_ENB_B_1_WKG_ENB_FOR_INTR35_MASK        (0x00000008U)
#define CSL_WUGENMPU_WKG_ENB_B_1_WKG_ENB_FOR_INTR35_SHIFT       (3U)
#define CSL_WUGENMPU_WKG_ENB_B_1_WKG_ENB_FOR_INTR35_RESETVAL    (0x00000001U)
#define CSL_WUGENMPU_WKG_ENB_B_1_WKG_ENB_FOR_INTR35_MAX         (0x00000001U)

#define CSL_WUGENMPU_WKG_ENB_B_1_WKG_ENB_FOR_INTR36_MASK        (0x00000010U)
#define CSL_WUGENMPU_WKG_ENB_B_1_WKG_ENB_FOR_INTR36_SHIFT       (4U)
#define CSL_WUGENMPU_WKG_ENB_B_1_WKG_ENB_FOR_INTR36_RESETVAL    (0x00000001U)
#define CSL_WUGENMPU_WKG_ENB_B_1_WKG_ENB_FOR_INTR36_MAX         (0x00000001U)

#define CSL_WUGENMPU_WKG_ENB_B_1_WKG_ENB_FOR_INTR37_MASK        (0x00000020U)
#define CSL_WUGENMPU_WKG_ENB_B_1_WKG_ENB_FOR_INTR37_SHIFT       (5U)
#define CSL_WUGENMPU_WKG_ENB_B_1_WKG_ENB_FOR_INTR37_RESETVAL    (0x00000001U)
#define CSL_WUGENMPU_WKG_ENB_B_1_WKG_ENB_FOR_INTR37_MAX         (0x00000001U)

#define CSL_WUGENMPU_WKG_ENB_B_1_WKG_ENB_FOR_INTR38_MASK        (0x00000040U)
#define CSL_WUGENMPU_WKG_ENB_B_1_WKG_ENB_FOR_INTR38_SHIFT       (6U)
#define CSL_WUGENMPU_WKG_ENB_B_1_WKG_ENB_FOR_INTR38_RESETVAL    (0x00000001U)
#define CSL_WUGENMPU_WKG_ENB_B_1_WKG_ENB_FOR_INTR38_MAX         (0x00000001U)

#define CSL_WUGENMPU_WKG_ENB_B_1_WKG_ENB_FOR_INTR39_MASK        (0x00000080U)
#define CSL_WUGENMPU_WKG_ENB_B_1_WKG_ENB_FOR_INTR39_SHIFT       (7U)
#define CSL_WUGENMPU_WKG_ENB_B_1_WKG_ENB_FOR_INTR39_RESETVAL    (0x00000001U)
#define CSL_WUGENMPU_WKG_ENB_B_1_WKG_ENB_FOR_INTR39_MAX         (0x00000001U)

#define CSL_WUGENMPU_WKG_ENB_B_1_WKG_ENB_FOR_INTR40_MASK        (0x00000100U)
#define CSL_WUGENMPU_WKG_ENB_B_1_WKG_ENB_FOR_INTR40_SHIFT       (8U)
#define CSL_WUGENMPU_WKG_ENB_B_1_WKG_ENB_FOR_INTR40_RESETVAL    (0x00000001U)
#define CSL_WUGENMPU_WKG_ENB_B_1_WKG_ENB_FOR_INTR40_MAX         (0x00000001U)

#define CSL_WUGENMPU_WKG_ENB_B_1_WKG_ENB_FOR_INTR41_MASK        (0x00000200U)
#define CSL_WUGENMPU_WKG_ENB_B_1_WKG_ENB_FOR_INTR41_SHIFT       (9U)
#define CSL_WUGENMPU_WKG_ENB_B_1_WKG_ENB_FOR_INTR41_RESETVAL    (0x00000001U)
#define CSL_WUGENMPU_WKG_ENB_B_1_WKG_ENB_FOR_INTR41_MAX         (0x00000001U)

#define CSL_WUGENMPU_WKG_ENB_B_1_WKG_ENB_FOR_INTR42_MASK        (0x00000400U)
#define CSL_WUGENMPU_WKG_ENB_B_1_WKG_ENB_FOR_INTR42_SHIFT       (10U)
#define CSL_WUGENMPU_WKG_ENB_B_1_WKG_ENB_FOR_INTR42_RESETVAL    (0x00000001U)
#define CSL_WUGENMPU_WKG_ENB_B_1_WKG_ENB_FOR_INTR42_MAX         (0x00000001U)

#define CSL_WUGENMPU_WKG_ENB_B_1_WKG_ENB_FOR_INTR43_MASK        (0x00000800U)
#define CSL_WUGENMPU_WKG_ENB_B_1_WKG_ENB_FOR_INTR43_SHIFT       (11U)
#define CSL_WUGENMPU_WKG_ENB_B_1_WKG_ENB_FOR_INTR43_RESETVAL    (0x00000001U)
#define CSL_WUGENMPU_WKG_ENB_B_1_WKG_ENB_FOR_INTR43_MAX         (0x00000001U)

#define CSL_WUGENMPU_WKG_ENB_B_1_WKG_ENB_FOR_INTR44_MASK        (0x00001000U)
#define CSL_WUGENMPU_WKG_ENB_B_1_WKG_ENB_FOR_INTR44_SHIFT       (12U)
#define CSL_WUGENMPU_WKG_ENB_B_1_WKG_ENB_FOR_INTR44_RESETVAL    (0x00000001U)
#define CSL_WUGENMPU_WKG_ENB_B_1_WKG_ENB_FOR_INTR44_MAX         (0x00000001U)

#define CSL_WUGENMPU_WKG_ENB_B_1_WKG_ENB_FOR_INTR45_MASK        (0x00002000U)
#define CSL_WUGENMPU_WKG_ENB_B_1_WKG_ENB_FOR_INTR45_SHIFT       (13U)
#define CSL_WUGENMPU_WKG_ENB_B_1_WKG_ENB_FOR_INTR45_RESETVAL    (0x00000001U)
#define CSL_WUGENMPU_WKG_ENB_B_1_WKG_ENB_FOR_INTR45_MAX         (0x00000001U)

#define CSL_WUGENMPU_WKG_ENB_B_1_WKG_ENB_FOR_INTR46_MASK        (0x00004000U)
#define CSL_WUGENMPU_WKG_ENB_B_1_WKG_ENB_FOR_INTR46_SHIFT       (14U)
#define CSL_WUGENMPU_WKG_ENB_B_1_WKG_ENB_FOR_INTR46_RESETVAL    (0x00000001U)
#define CSL_WUGENMPU_WKG_ENB_B_1_WKG_ENB_FOR_INTR46_MAX         (0x00000001U)

#define CSL_WUGENMPU_WKG_ENB_B_1_WKG_ENB_FOR_INTR47_MASK        (0x00008000U)
#define CSL_WUGENMPU_WKG_ENB_B_1_WKG_ENB_FOR_INTR47_SHIFT       (15U)
#define CSL_WUGENMPU_WKG_ENB_B_1_WKG_ENB_FOR_INTR47_RESETVAL    (0x00000001U)
#define CSL_WUGENMPU_WKG_ENB_B_1_WKG_ENB_FOR_INTR47_MAX         (0x00000001U)

#define CSL_WUGENMPU_WKG_ENB_B_1_WKG_ENB_FOR_INTR48_MASK        (0x00010000U)
#define CSL_WUGENMPU_WKG_ENB_B_1_WKG_ENB_FOR_INTR48_SHIFT       (16U)
#define CSL_WUGENMPU_WKG_ENB_B_1_WKG_ENB_FOR_INTR48_RESETVAL    (0x00000001U)
#define CSL_WUGENMPU_WKG_ENB_B_1_WKG_ENB_FOR_INTR48_MAX         (0x00000001U)

#define CSL_WUGENMPU_WKG_ENB_B_1_WKG_ENB_FOR_INTR49_MASK        (0x00020000U)
#define CSL_WUGENMPU_WKG_ENB_B_1_WKG_ENB_FOR_INTR49_SHIFT       (17U)
#define CSL_WUGENMPU_WKG_ENB_B_1_WKG_ENB_FOR_INTR49_RESETVAL    (0x00000001U)
#define CSL_WUGENMPU_WKG_ENB_B_1_WKG_ENB_FOR_INTR49_MAX         (0x00000001U)

#define CSL_WUGENMPU_WKG_ENB_B_1_WKG_ENB_FOR_INTR50_MASK        (0x00040000U)
#define CSL_WUGENMPU_WKG_ENB_B_1_WKG_ENB_FOR_INTR50_SHIFT       (18U)
#define CSL_WUGENMPU_WKG_ENB_B_1_WKG_ENB_FOR_INTR50_RESETVAL    (0x00000001U)
#define CSL_WUGENMPU_WKG_ENB_B_1_WKG_ENB_FOR_INTR50_MAX         (0x00000001U)

#define CSL_WUGENMPU_WKG_ENB_B_1_WKG_ENB_FOR_INTR51_MASK        (0x00080000U)
#define CSL_WUGENMPU_WKG_ENB_B_1_WKG_ENB_FOR_INTR51_SHIFT       (19U)
#define CSL_WUGENMPU_WKG_ENB_B_1_WKG_ENB_FOR_INTR51_RESETVAL    (0x00000001U)
#define CSL_WUGENMPU_WKG_ENB_B_1_WKG_ENB_FOR_INTR51_MAX         (0x00000001U)

#define CSL_WUGENMPU_WKG_ENB_B_1_WKG_ENB_FOR_INTR52_MASK        (0x00100000U)
#define CSL_WUGENMPU_WKG_ENB_B_1_WKG_ENB_FOR_INTR52_SHIFT       (20U)
#define CSL_WUGENMPU_WKG_ENB_B_1_WKG_ENB_FOR_INTR52_RESETVAL    (0x00000001U)
#define CSL_WUGENMPU_WKG_ENB_B_1_WKG_ENB_FOR_INTR52_MAX         (0x00000001U)

#define CSL_WUGENMPU_WKG_ENB_B_1_WKG_ENB_FOR_INTR53_MASK        (0x00200000U)
#define CSL_WUGENMPU_WKG_ENB_B_1_WKG_ENB_FOR_INTR53_SHIFT       (21U)
#define CSL_WUGENMPU_WKG_ENB_B_1_WKG_ENB_FOR_INTR53_RESETVAL    (0x00000001U)
#define CSL_WUGENMPU_WKG_ENB_B_1_WKG_ENB_FOR_INTR53_MAX         (0x00000001U)

#define CSL_WUGENMPU_WKG_ENB_B_1_WKG_ENB_FOR_INTR54_MASK        (0x00400000U)
#define CSL_WUGENMPU_WKG_ENB_B_1_WKG_ENB_FOR_INTR54_SHIFT       (22U)
#define CSL_WUGENMPU_WKG_ENB_B_1_WKG_ENB_FOR_INTR54_RESETVAL    (0x00000001U)
#define CSL_WUGENMPU_WKG_ENB_B_1_WKG_ENB_FOR_INTR54_MAX         (0x00000001U)

#define CSL_WUGENMPU_WKG_ENB_B_1_WKG_ENB_FOR_INTR55_MASK        (0x00800000U)
#define CSL_WUGENMPU_WKG_ENB_B_1_WKG_ENB_FOR_INTR55_SHIFT       (23U)
#define CSL_WUGENMPU_WKG_ENB_B_1_WKG_ENB_FOR_INTR55_RESETVAL    (0x00000001U)
#define CSL_WUGENMPU_WKG_ENB_B_1_WKG_ENB_FOR_INTR55_MAX         (0x00000001U)

#define CSL_WUGENMPU_WKG_ENB_B_1_WKG_ENB_FOR_INTR56_MASK        (0x01000000U)
#define CSL_WUGENMPU_WKG_ENB_B_1_WKG_ENB_FOR_INTR56_SHIFT       (24U)
#define CSL_WUGENMPU_WKG_ENB_B_1_WKG_ENB_FOR_INTR56_RESETVAL    (0x00000001U)
#define CSL_WUGENMPU_WKG_ENB_B_1_WKG_ENB_FOR_INTR56_MAX         (0x00000001U)

#define CSL_WUGENMPU_WKG_ENB_B_1_WKG_ENB_FOR_INTR57_MASK        (0x02000000U)
#define CSL_WUGENMPU_WKG_ENB_B_1_WKG_ENB_FOR_INTR57_SHIFT       (25U)
#define CSL_WUGENMPU_WKG_ENB_B_1_WKG_ENB_FOR_INTR57_RESETVAL    (0x00000001U)
#define CSL_WUGENMPU_WKG_ENB_B_1_WKG_ENB_FOR_INTR57_MAX         (0x00000001U)

#define CSL_WUGENMPU_WKG_ENB_B_1_WKG_ENB_FOR_INTR58_MASK        (0x04000000U)
#define CSL_WUGENMPU_WKG_ENB_B_1_WKG_ENB_FOR_INTR58_SHIFT       (26U)
#define CSL_WUGENMPU_WKG_ENB_B_1_WKG_ENB_FOR_INTR58_RESETVAL    (0x00000001U)
#define CSL_WUGENMPU_WKG_ENB_B_1_WKG_ENB_FOR_INTR58_MAX         (0x00000001U)

#define CSL_WUGENMPU_WKG_ENB_B_1_WKG_ENB_FOR_INTR59_MASK        (0x08000000U)
#define CSL_WUGENMPU_WKG_ENB_B_1_WKG_ENB_FOR_INTR59_SHIFT       (27U)
#define CSL_WUGENMPU_WKG_ENB_B_1_WKG_ENB_FOR_INTR59_RESETVAL    (0x00000001U)
#define CSL_WUGENMPU_WKG_ENB_B_1_WKG_ENB_FOR_INTR59_MAX         (0x00000001U)

#define CSL_WUGENMPU_WKG_ENB_B_1_WKG_ENB_FOR_INTR60_MASK        (0x10000000U)
#define CSL_WUGENMPU_WKG_ENB_B_1_WKG_ENB_FOR_INTR60_SHIFT       (28U)
#define CSL_WUGENMPU_WKG_ENB_B_1_WKG_ENB_FOR_INTR60_RESETVAL    (0x00000001U)
#define CSL_WUGENMPU_WKG_ENB_B_1_WKG_ENB_FOR_INTR60_MAX         (0x00000001U)

#define CSL_WUGENMPU_WKG_ENB_B_1_WKG_ENB_FOR_INTR61_MASK        (0x20000000U)
#define CSL_WUGENMPU_WKG_ENB_B_1_WKG_ENB_FOR_INTR61_SHIFT       (29U)
#define CSL_WUGENMPU_WKG_ENB_B_1_WKG_ENB_FOR_INTR61_RESETVAL    (0x00000001U)
#define CSL_WUGENMPU_WKG_ENB_B_1_WKG_ENB_FOR_INTR61_MAX         (0x00000001U)

#define CSL_WUGENMPU_WKG_ENB_B_1_WKG_ENB_FOR_INTR62_MASK        (0x40000000U)
#define CSL_WUGENMPU_WKG_ENB_B_1_WKG_ENB_FOR_INTR62_SHIFT       (30U)
#define CSL_WUGENMPU_WKG_ENB_B_1_WKG_ENB_FOR_INTR62_RESETVAL    (0x00000001U)
#define CSL_WUGENMPU_WKG_ENB_B_1_WKG_ENB_FOR_INTR62_MAX         (0x00000001U)

#define CSL_WUGENMPU_WKG_ENB_B_1_WKG_ENB_FOR_INTR63_MASK        (0x80000000U)
#define CSL_WUGENMPU_WKG_ENB_B_1_WKG_ENB_FOR_INTR63_SHIFT       (31U)
#define CSL_WUGENMPU_WKG_ENB_B_1_WKG_ENB_FOR_INTR63_RESETVAL    (0x00000001U)
#define CSL_WUGENMPU_WKG_ENB_B_1_WKG_ENB_FOR_INTR63_MAX         (0x00000001U)

#define CSL_WUGENMPU_WKG_ENB_B_1_RESETVAL                       (0xffffffffU)

/* WKG_ENB_C_1 */

#define CSL_WUGENMPU_WKG_ENB_C_1_WKG_ENB_FOR_INTR64_MASK        (0x00000001U)
#define CSL_WUGENMPU_WKG_ENB_C_1_WKG_ENB_FOR_INTR64_SHIFT       (0U)
#define CSL_WUGENMPU_WKG_ENB_C_1_WKG_ENB_FOR_INTR64_RESETVAL    (0x00000001U)
#define CSL_WUGENMPU_WKG_ENB_C_1_WKG_ENB_FOR_INTR64_MAX         (0x00000001U)

#define CSL_WUGENMPU_WKG_ENB_C_1_WKG_ENB_FOR_INTR65_MASK        (0x00000002U)
#define CSL_WUGENMPU_WKG_ENB_C_1_WKG_ENB_FOR_INTR65_SHIFT       (1U)
#define CSL_WUGENMPU_WKG_ENB_C_1_WKG_ENB_FOR_INTR65_RESETVAL    (0x00000001U)
#define CSL_WUGENMPU_WKG_ENB_C_1_WKG_ENB_FOR_INTR65_MAX         (0x00000001U)

#define CSL_WUGENMPU_WKG_ENB_C_1_WKG_ENB_FOR_INTR66_MASK        (0x00000004U)
#define CSL_WUGENMPU_WKG_ENB_C_1_WKG_ENB_FOR_INTR66_SHIFT       (2U)
#define CSL_WUGENMPU_WKG_ENB_C_1_WKG_ENB_FOR_INTR66_RESETVAL    (0x00000001U)
#define CSL_WUGENMPU_WKG_ENB_C_1_WKG_ENB_FOR_INTR66_MAX         (0x00000001U)

#define CSL_WUGENMPU_WKG_ENB_C_1_WKG_ENB_FOR_INTR67_MASK        (0x00000008U)
#define CSL_WUGENMPU_WKG_ENB_C_1_WKG_ENB_FOR_INTR67_SHIFT       (3U)
#define CSL_WUGENMPU_WKG_ENB_C_1_WKG_ENB_FOR_INTR67_RESETVAL    (0x00000001U)
#define CSL_WUGENMPU_WKG_ENB_C_1_WKG_ENB_FOR_INTR67_MAX         (0x00000001U)

#define CSL_WUGENMPU_WKG_ENB_C_1_WKG_ENB_FOR_INTR68_MASK        (0x00000010U)
#define CSL_WUGENMPU_WKG_ENB_C_1_WKG_ENB_FOR_INTR68_SHIFT       (4U)
#define CSL_WUGENMPU_WKG_ENB_C_1_WKG_ENB_FOR_INTR68_RESETVAL    (0x00000001U)
#define CSL_WUGENMPU_WKG_ENB_C_1_WKG_ENB_FOR_INTR68_MAX         (0x00000001U)

#define CSL_WUGENMPU_WKG_ENB_C_1_WKG_ENB_FOR_INTR69_MASK        (0x00000020U)
#define CSL_WUGENMPU_WKG_ENB_C_1_WKG_ENB_FOR_INTR69_SHIFT       (5U)
#define CSL_WUGENMPU_WKG_ENB_C_1_WKG_ENB_FOR_INTR69_RESETVAL    (0x00000001U)
#define CSL_WUGENMPU_WKG_ENB_C_1_WKG_ENB_FOR_INTR69_MAX         (0x00000001U)

#define CSL_WUGENMPU_WKG_ENB_C_1_WKG_ENB_FOR_INTR70_MASK        (0x00000040U)
#define CSL_WUGENMPU_WKG_ENB_C_1_WKG_ENB_FOR_INTR70_SHIFT       (6U)
#define CSL_WUGENMPU_WKG_ENB_C_1_WKG_ENB_FOR_INTR70_RESETVAL    (0x00000001U)
#define CSL_WUGENMPU_WKG_ENB_C_1_WKG_ENB_FOR_INTR70_MAX         (0x00000001U)

#define CSL_WUGENMPU_WKG_ENB_C_1_WKG_ENB_FOR_INTR71_MASK        (0x00000080U)
#define CSL_WUGENMPU_WKG_ENB_C_1_WKG_ENB_FOR_INTR71_SHIFT       (7U)
#define CSL_WUGENMPU_WKG_ENB_C_1_WKG_ENB_FOR_INTR71_RESETVAL    (0x00000001U)
#define CSL_WUGENMPU_WKG_ENB_C_1_WKG_ENB_FOR_INTR71_MAX         (0x00000001U)

#define CSL_WUGENMPU_WKG_ENB_C_1_WKG_ENB_FOR_INTR72_MASK        (0x00000100U)
#define CSL_WUGENMPU_WKG_ENB_C_1_WKG_ENB_FOR_INTR72_SHIFT       (8U)
#define CSL_WUGENMPU_WKG_ENB_C_1_WKG_ENB_FOR_INTR72_RESETVAL    (0x00000001U)
#define CSL_WUGENMPU_WKG_ENB_C_1_WKG_ENB_FOR_INTR72_MAX         (0x00000001U)

#define CSL_WUGENMPU_WKG_ENB_C_1_WKG_ENB_FOR_INTR73_MASK        (0x00000200U)
#define CSL_WUGENMPU_WKG_ENB_C_1_WKG_ENB_FOR_INTR73_SHIFT       (9U)
#define CSL_WUGENMPU_WKG_ENB_C_1_WKG_ENB_FOR_INTR73_RESETVAL    (0x00000001U)
#define CSL_WUGENMPU_WKG_ENB_C_1_WKG_ENB_FOR_INTR73_MAX         (0x00000001U)

#define CSL_WUGENMPU_WKG_ENB_C_1_WKG_ENB_FOR_INTR74_MASK        (0x00000400U)
#define CSL_WUGENMPU_WKG_ENB_C_1_WKG_ENB_FOR_INTR74_SHIFT       (10U)
#define CSL_WUGENMPU_WKG_ENB_C_1_WKG_ENB_FOR_INTR74_RESETVAL    (0x00000001U)
#define CSL_WUGENMPU_WKG_ENB_C_1_WKG_ENB_FOR_INTR74_MAX         (0x00000001U)

#define CSL_WUGENMPU_WKG_ENB_C_1_WKG_ENB_FOR_INTR75_MASK        (0x00000800U)
#define CSL_WUGENMPU_WKG_ENB_C_1_WKG_ENB_FOR_INTR75_SHIFT       (11U)
#define CSL_WUGENMPU_WKG_ENB_C_1_WKG_ENB_FOR_INTR75_RESETVAL    (0x00000001U)
#define CSL_WUGENMPU_WKG_ENB_C_1_WKG_ENB_FOR_INTR75_MAX         (0x00000001U)

#define CSL_WUGENMPU_WKG_ENB_C_1_WKG_ENB_FOR_INTR76_MASK        (0x00001000U)
#define CSL_WUGENMPU_WKG_ENB_C_1_WKG_ENB_FOR_INTR76_SHIFT       (12U)
#define CSL_WUGENMPU_WKG_ENB_C_1_WKG_ENB_FOR_INTR76_RESETVAL    (0x00000001U)
#define CSL_WUGENMPU_WKG_ENB_C_1_WKG_ENB_FOR_INTR76_MAX         (0x00000001U)

#define CSL_WUGENMPU_WKG_ENB_C_1_WKG_ENB_FOR_INTR77_MASK        (0x00002000U)
#define CSL_WUGENMPU_WKG_ENB_C_1_WKG_ENB_FOR_INTR77_SHIFT       (13U)
#define CSL_WUGENMPU_WKG_ENB_C_1_WKG_ENB_FOR_INTR77_RESETVAL    (0x00000001U)
#define CSL_WUGENMPU_WKG_ENB_C_1_WKG_ENB_FOR_INTR77_MAX         (0x00000001U)

#define CSL_WUGENMPU_WKG_ENB_C_1_WKG_ENB_FOR_INTR78_MASK        (0x00004000U)
#define CSL_WUGENMPU_WKG_ENB_C_1_WKG_ENB_FOR_INTR78_SHIFT       (14U)
#define CSL_WUGENMPU_WKG_ENB_C_1_WKG_ENB_FOR_INTR78_RESETVAL    (0x00000001U)
#define CSL_WUGENMPU_WKG_ENB_C_1_WKG_ENB_FOR_INTR78_MAX         (0x00000001U)

#define CSL_WUGENMPU_WKG_ENB_C_1_WKG_ENB_FOR_INTR79_MASK        (0x00008000U)
#define CSL_WUGENMPU_WKG_ENB_C_1_WKG_ENB_FOR_INTR79_SHIFT       (15U)
#define CSL_WUGENMPU_WKG_ENB_C_1_WKG_ENB_FOR_INTR79_RESETVAL    (0x00000001U)
#define CSL_WUGENMPU_WKG_ENB_C_1_WKG_ENB_FOR_INTR79_MAX         (0x00000001U)

#define CSL_WUGENMPU_WKG_ENB_C_1_WKG_ENB_FOR_INTR80_MASK        (0x00010000U)
#define CSL_WUGENMPU_WKG_ENB_C_1_WKG_ENB_FOR_INTR80_SHIFT       (16U)
#define CSL_WUGENMPU_WKG_ENB_C_1_WKG_ENB_FOR_INTR80_RESETVAL    (0x00000001U)
#define CSL_WUGENMPU_WKG_ENB_C_1_WKG_ENB_FOR_INTR80_MAX         (0x00000001U)

#define CSL_WUGENMPU_WKG_ENB_C_1_WKG_ENB_FOR_INTR81_MASK        (0x00020000U)
#define CSL_WUGENMPU_WKG_ENB_C_1_WKG_ENB_FOR_INTR81_SHIFT       (17U)
#define CSL_WUGENMPU_WKG_ENB_C_1_WKG_ENB_FOR_INTR81_RESETVAL    (0x00000001U)
#define CSL_WUGENMPU_WKG_ENB_C_1_WKG_ENB_FOR_INTR81_MAX         (0x00000001U)

#define CSL_WUGENMPU_WKG_ENB_C_1_WKG_ENB_FOR_INTR82_MASK        (0x00040000U)
#define CSL_WUGENMPU_WKG_ENB_C_1_WKG_ENB_FOR_INTR82_SHIFT       (18U)
#define CSL_WUGENMPU_WKG_ENB_C_1_WKG_ENB_FOR_INTR82_RESETVAL    (0x00000001U)
#define CSL_WUGENMPU_WKG_ENB_C_1_WKG_ENB_FOR_INTR82_MAX         (0x00000001U)

#define CSL_WUGENMPU_WKG_ENB_C_1_WKG_ENB_FOR_INTR83_MASK        (0x00080000U)
#define CSL_WUGENMPU_WKG_ENB_C_1_WKG_ENB_FOR_INTR83_SHIFT       (19U)
#define CSL_WUGENMPU_WKG_ENB_C_1_WKG_ENB_FOR_INTR83_RESETVAL    (0x00000001U)
#define CSL_WUGENMPU_WKG_ENB_C_1_WKG_ENB_FOR_INTR83_MAX         (0x00000001U)

#define CSL_WUGENMPU_WKG_ENB_C_1_WKG_ENB_FOR_INTR84_MASK        (0x00100000U)
#define CSL_WUGENMPU_WKG_ENB_C_1_WKG_ENB_FOR_INTR84_SHIFT       (20U)
#define CSL_WUGENMPU_WKG_ENB_C_1_WKG_ENB_FOR_INTR84_RESETVAL    (0x00000001U)
#define CSL_WUGENMPU_WKG_ENB_C_1_WKG_ENB_FOR_INTR84_MAX         (0x00000001U)

#define CSL_WUGENMPU_WKG_ENB_C_1_WKG_ENB_FOR_INTR85_MASK        (0x00200000U)
#define CSL_WUGENMPU_WKG_ENB_C_1_WKG_ENB_FOR_INTR85_SHIFT       (21U)
#define CSL_WUGENMPU_WKG_ENB_C_1_WKG_ENB_FOR_INTR85_RESETVAL    (0x00000001U)
#define CSL_WUGENMPU_WKG_ENB_C_1_WKG_ENB_FOR_INTR85_MAX         (0x00000001U)

#define CSL_WUGENMPU_WKG_ENB_C_1_WKG_ENB_FOR_INTR86_MASK        (0x00400000U)
#define CSL_WUGENMPU_WKG_ENB_C_1_WKG_ENB_FOR_INTR86_SHIFT       (22U)
#define CSL_WUGENMPU_WKG_ENB_C_1_WKG_ENB_FOR_INTR86_RESETVAL    (0x00000001U)
#define CSL_WUGENMPU_WKG_ENB_C_1_WKG_ENB_FOR_INTR86_MAX         (0x00000001U)

#define CSL_WUGENMPU_WKG_ENB_C_1_WKG_ENB_FOR_INTR87_MASK        (0x00800000U)
#define CSL_WUGENMPU_WKG_ENB_C_1_WKG_ENB_FOR_INTR87_SHIFT       (23U)
#define CSL_WUGENMPU_WKG_ENB_C_1_WKG_ENB_FOR_INTR87_RESETVAL    (0x00000001U)
#define CSL_WUGENMPU_WKG_ENB_C_1_WKG_ENB_FOR_INTR87_MAX         (0x00000001U)

#define CSL_WUGENMPU_WKG_ENB_C_1_WKG_ENB_FOR_INTR88_MASK        (0x01000000U)
#define CSL_WUGENMPU_WKG_ENB_C_1_WKG_ENB_FOR_INTR88_SHIFT       (24U)
#define CSL_WUGENMPU_WKG_ENB_C_1_WKG_ENB_FOR_INTR88_RESETVAL    (0x00000001U)
#define CSL_WUGENMPU_WKG_ENB_C_1_WKG_ENB_FOR_INTR88_MAX         (0x00000001U)

#define CSL_WUGENMPU_WKG_ENB_C_1_WKG_ENB_FOR_INTR89_MASK        (0x02000000U)
#define CSL_WUGENMPU_WKG_ENB_C_1_WKG_ENB_FOR_INTR89_SHIFT       (25U)
#define CSL_WUGENMPU_WKG_ENB_C_1_WKG_ENB_FOR_INTR89_RESETVAL    (0x00000001U)
#define CSL_WUGENMPU_WKG_ENB_C_1_WKG_ENB_FOR_INTR89_MAX         (0x00000001U)

#define CSL_WUGENMPU_WKG_ENB_C_1_WKG_ENB_FOR_INTR90_MASK        (0x04000000U)
#define CSL_WUGENMPU_WKG_ENB_C_1_WKG_ENB_FOR_INTR90_SHIFT       (26U)
#define CSL_WUGENMPU_WKG_ENB_C_1_WKG_ENB_FOR_INTR90_RESETVAL    (0x00000001U)
#define CSL_WUGENMPU_WKG_ENB_C_1_WKG_ENB_FOR_INTR90_MAX         (0x00000001U)

#define CSL_WUGENMPU_WKG_ENB_C_1_WKG_ENB_FOR_INTR91_MASK        (0x08000000U)
#define CSL_WUGENMPU_WKG_ENB_C_1_WKG_ENB_FOR_INTR91_SHIFT       (27U)
#define CSL_WUGENMPU_WKG_ENB_C_1_WKG_ENB_FOR_INTR91_RESETVAL    (0x00000001U)
#define CSL_WUGENMPU_WKG_ENB_C_1_WKG_ENB_FOR_INTR91_MAX         (0x00000001U)

#define CSL_WUGENMPU_WKG_ENB_C_1_WKG_ENB_FOR_INTR92_MASK        (0x10000000U)
#define CSL_WUGENMPU_WKG_ENB_C_1_WKG_ENB_FOR_INTR92_SHIFT       (28U)
#define CSL_WUGENMPU_WKG_ENB_C_1_WKG_ENB_FOR_INTR92_RESETVAL    (0x00000001U)
#define CSL_WUGENMPU_WKG_ENB_C_1_WKG_ENB_FOR_INTR92_MAX         (0x00000001U)

#define CSL_WUGENMPU_WKG_ENB_C_1_WKG_ENB_FOR_INTR93_MASK        (0x20000000U)
#define CSL_WUGENMPU_WKG_ENB_C_1_WKG_ENB_FOR_INTR93_SHIFT       (29U)
#define CSL_WUGENMPU_WKG_ENB_C_1_WKG_ENB_FOR_INTR93_RESETVAL    (0x00000001U)
#define CSL_WUGENMPU_WKG_ENB_C_1_WKG_ENB_FOR_INTR93_MAX         (0x00000001U)

#define CSL_WUGENMPU_WKG_ENB_C_1_WKG_ENB_FOR_INTR94_MASK        (0x40000000U)
#define CSL_WUGENMPU_WKG_ENB_C_1_WKG_ENB_FOR_INTR94_SHIFT       (30U)
#define CSL_WUGENMPU_WKG_ENB_C_1_WKG_ENB_FOR_INTR94_RESETVAL    (0x00000001U)
#define CSL_WUGENMPU_WKG_ENB_C_1_WKG_ENB_FOR_INTR94_MAX         (0x00000001U)

#define CSL_WUGENMPU_WKG_ENB_C_1_WKG_ENB_FOR_INTR95_MASK        (0x80000000U)
#define CSL_WUGENMPU_WKG_ENB_C_1_WKG_ENB_FOR_INTR95_SHIFT       (31U)
#define CSL_WUGENMPU_WKG_ENB_C_1_WKG_ENB_FOR_INTR95_RESETVAL    (0x00000001U)
#define CSL_WUGENMPU_WKG_ENB_C_1_WKG_ENB_FOR_INTR95_MAX         (0x00000001U)

#define CSL_WUGENMPU_WKG_ENB_C_1_RESETVAL                       (0xffffffffU)

/* WKG_ENB_D_1 */

#define CSL_WUGENMPU_WKG_ENB_D_1_WKG_ENB_FOR_INTR96_MASK        (0x00000001U)
#define CSL_WUGENMPU_WKG_ENB_D_1_WKG_ENB_FOR_INTR96_SHIFT       (0U)
#define CSL_WUGENMPU_WKG_ENB_D_1_WKG_ENB_FOR_INTR96_RESETVAL    (0x00000001U)
#define CSL_WUGENMPU_WKG_ENB_D_1_WKG_ENB_FOR_INTR96_MAX         (0x00000001U)

#define CSL_WUGENMPU_WKG_ENB_D_1_WKG_ENB_FOR_INTR97_MASK        (0x00000002U)
#define CSL_WUGENMPU_WKG_ENB_D_1_WKG_ENB_FOR_INTR97_SHIFT       (1U)
#define CSL_WUGENMPU_WKG_ENB_D_1_WKG_ENB_FOR_INTR97_RESETVAL    (0x00000001U)
#define CSL_WUGENMPU_WKG_ENB_D_1_WKG_ENB_FOR_INTR97_MAX         (0x00000001U)

#define CSL_WUGENMPU_WKG_ENB_D_1_WKG_ENB_FOR_INTR98_MASK        (0x00000004U)
#define CSL_WUGENMPU_WKG_ENB_D_1_WKG_ENB_FOR_INTR98_SHIFT       (2U)
#define CSL_WUGENMPU_WKG_ENB_D_1_WKG_ENB_FOR_INTR98_RESETVAL    (0x00000001U)
#define CSL_WUGENMPU_WKG_ENB_D_1_WKG_ENB_FOR_INTR98_MAX         (0x00000001U)

#define CSL_WUGENMPU_WKG_ENB_D_1_WKG_ENB_FOR_INTR99_MASK        (0x00000008U)
#define CSL_WUGENMPU_WKG_ENB_D_1_WKG_ENB_FOR_INTR99_SHIFT       (3U)
#define CSL_WUGENMPU_WKG_ENB_D_1_WKG_ENB_FOR_INTR99_RESETVAL    (0x00000001U)
#define CSL_WUGENMPU_WKG_ENB_D_1_WKG_ENB_FOR_INTR99_MAX         (0x00000001U)

#define CSL_WUGENMPU_WKG_ENB_D_1_WKG_ENB_FOR_INTR100_MASK       (0x00000010U)
#define CSL_WUGENMPU_WKG_ENB_D_1_WKG_ENB_FOR_INTR100_SHIFT      (4U)
#define CSL_WUGENMPU_WKG_ENB_D_1_WKG_ENB_FOR_INTR100_RESETVAL   (0x00000001U)
#define CSL_WUGENMPU_WKG_ENB_D_1_WKG_ENB_FOR_INTR100_MAX        (0x00000001U)

#define CSL_WUGENMPU_WKG_ENB_D_1_WKG_ENB_FOR_INTR101_MASK       (0x00000020U)
#define CSL_WUGENMPU_WKG_ENB_D_1_WKG_ENB_FOR_INTR101_SHIFT      (5U)
#define CSL_WUGENMPU_WKG_ENB_D_1_WKG_ENB_FOR_INTR101_RESETVAL   (0x00000001U)
#define CSL_WUGENMPU_WKG_ENB_D_1_WKG_ENB_FOR_INTR101_MAX        (0x00000001U)

#define CSL_WUGENMPU_WKG_ENB_D_1_WKG_ENB_FOR_INTR102_MASK       (0x00000040U)
#define CSL_WUGENMPU_WKG_ENB_D_1_WKG_ENB_FOR_INTR102_SHIFT      (6U)
#define CSL_WUGENMPU_WKG_ENB_D_1_WKG_ENB_FOR_INTR102_RESETVAL   (0x00000001U)
#define CSL_WUGENMPU_WKG_ENB_D_1_WKG_ENB_FOR_INTR102_MAX        (0x00000001U)

#define CSL_WUGENMPU_WKG_ENB_D_1_WKG_ENB_FOR_INTR103_MASK       (0x00000080U)
#define CSL_WUGENMPU_WKG_ENB_D_1_WKG_ENB_FOR_INTR103_SHIFT      (7U)
#define CSL_WUGENMPU_WKG_ENB_D_1_WKG_ENB_FOR_INTR103_RESETVAL   (0x00000001U)
#define CSL_WUGENMPU_WKG_ENB_D_1_WKG_ENB_FOR_INTR103_MAX        (0x00000001U)

#define CSL_WUGENMPU_WKG_ENB_D_1_WKG_ENB_FOR_INTR104_MASK       (0x00000100U)
#define CSL_WUGENMPU_WKG_ENB_D_1_WKG_ENB_FOR_INTR104_SHIFT      (8U)
#define CSL_WUGENMPU_WKG_ENB_D_1_WKG_ENB_FOR_INTR104_RESETVAL   (0x00000001U)
#define CSL_WUGENMPU_WKG_ENB_D_1_WKG_ENB_FOR_INTR104_MAX        (0x00000001U)

#define CSL_WUGENMPU_WKG_ENB_D_1_WKG_ENB_FOR_INTR105_MASK       (0x00000200U)
#define CSL_WUGENMPU_WKG_ENB_D_1_WKG_ENB_FOR_INTR105_SHIFT      (9U)
#define CSL_WUGENMPU_WKG_ENB_D_1_WKG_ENB_FOR_INTR105_RESETVAL   (0x00000001U)
#define CSL_WUGENMPU_WKG_ENB_D_1_WKG_ENB_FOR_INTR105_MAX        (0x00000001U)

#define CSL_WUGENMPU_WKG_ENB_D_1_WKG_ENB_FOR_INTR106_MASK       (0x00000400U)
#define CSL_WUGENMPU_WKG_ENB_D_1_WKG_ENB_FOR_INTR106_SHIFT      (10U)
#define CSL_WUGENMPU_WKG_ENB_D_1_WKG_ENB_FOR_INTR106_RESETVAL   (0x00000001U)
#define CSL_WUGENMPU_WKG_ENB_D_1_WKG_ENB_FOR_INTR106_MAX        (0x00000001U)

#define CSL_WUGENMPU_WKG_ENB_D_1_WKG_ENB_FOR_INTR107_MASK       (0x00000800U)
#define CSL_WUGENMPU_WKG_ENB_D_1_WKG_ENB_FOR_INTR107_SHIFT      (11U)
#define CSL_WUGENMPU_WKG_ENB_D_1_WKG_ENB_FOR_INTR107_RESETVAL   (0x00000001U)
#define CSL_WUGENMPU_WKG_ENB_D_1_WKG_ENB_FOR_INTR107_MAX        (0x00000001U)

#define CSL_WUGENMPU_WKG_ENB_D_1_WKG_ENB_FOR_INTR108_MASK       (0x00001000U)
#define CSL_WUGENMPU_WKG_ENB_D_1_WKG_ENB_FOR_INTR108_SHIFT      (12U)
#define CSL_WUGENMPU_WKG_ENB_D_1_WKG_ENB_FOR_INTR108_RESETVAL   (0x00000001U)
#define CSL_WUGENMPU_WKG_ENB_D_1_WKG_ENB_FOR_INTR108_MAX        (0x00000001U)

#define CSL_WUGENMPU_WKG_ENB_D_1_WKG_ENB_FOR_INTR109_MASK       (0x00002000U)
#define CSL_WUGENMPU_WKG_ENB_D_1_WKG_ENB_FOR_INTR109_SHIFT      (13U)
#define CSL_WUGENMPU_WKG_ENB_D_1_WKG_ENB_FOR_INTR109_RESETVAL   (0x00000001U)
#define CSL_WUGENMPU_WKG_ENB_D_1_WKG_ENB_FOR_INTR109_MAX        (0x00000001U)

#define CSL_WUGENMPU_WKG_ENB_D_1_WKG_ENB_FOR_INTR110_MASK       (0x00004000U)
#define CSL_WUGENMPU_WKG_ENB_D_1_WKG_ENB_FOR_INTR110_SHIFT      (14U)
#define CSL_WUGENMPU_WKG_ENB_D_1_WKG_ENB_FOR_INTR110_RESETVAL   (0x00000001U)
#define CSL_WUGENMPU_WKG_ENB_D_1_WKG_ENB_FOR_INTR110_MAX        (0x00000001U)

#define CSL_WUGENMPU_WKG_ENB_D_1_WKG_ENB_FOR_INTR111_MASK       (0x00008000U)
#define CSL_WUGENMPU_WKG_ENB_D_1_WKG_ENB_FOR_INTR111_SHIFT      (15U)
#define CSL_WUGENMPU_WKG_ENB_D_1_WKG_ENB_FOR_INTR111_RESETVAL   (0x00000001U)
#define CSL_WUGENMPU_WKG_ENB_D_1_WKG_ENB_FOR_INTR111_MAX        (0x00000001U)

#define CSL_WUGENMPU_WKG_ENB_D_1_WKG_ENB_FOR_INTR112_MASK       (0x00010000U)
#define CSL_WUGENMPU_WKG_ENB_D_1_WKG_ENB_FOR_INTR112_SHIFT      (16U)
#define CSL_WUGENMPU_WKG_ENB_D_1_WKG_ENB_FOR_INTR112_RESETVAL   (0x00000001U)
#define CSL_WUGENMPU_WKG_ENB_D_1_WKG_ENB_FOR_INTR112_MAX        (0x00000001U)

#define CSL_WUGENMPU_WKG_ENB_D_1_WKG_ENB_FOR_INTR113_MASK       (0x00020000U)
#define CSL_WUGENMPU_WKG_ENB_D_1_WKG_ENB_FOR_INTR113_SHIFT      (17U)
#define CSL_WUGENMPU_WKG_ENB_D_1_WKG_ENB_FOR_INTR113_RESETVAL   (0x00000001U)
#define CSL_WUGENMPU_WKG_ENB_D_1_WKG_ENB_FOR_INTR113_MAX        (0x00000001U)

#define CSL_WUGENMPU_WKG_ENB_D_1_WKG_ENB_FOR_INTR114_MASK       (0x00040000U)
#define CSL_WUGENMPU_WKG_ENB_D_1_WKG_ENB_FOR_INTR114_SHIFT      (18U)
#define CSL_WUGENMPU_WKG_ENB_D_1_WKG_ENB_FOR_INTR114_RESETVAL   (0x00000001U)
#define CSL_WUGENMPU_WKG_ENB_D_1_WKG_ENB_FOR_INTR114_MAX        (0x00000001U)

#define CSL_WUGENMPU_WKG_ENB_D_1_WKG_ENB_FOR_INTR115_MASK       (0x00080000U)
#define CSL_WUGENMPU_WKG_ENB_D_1_WKG_ENB_FOR_INTR115_SHIFT      (19U)
#define CSL_WUGENMPU_WKG_ENB_D_1_WKG_ENB_FOR_INTR115_RESETVAL   (0x00000001U)
#define CSL_WUGENMPU_WKG_ENB_D_1_WKG_ENB_FOR_INTR115_MAX        (0x00000001U)

#define CSL_WUGENMPU_WKG_ENB_D_1_WKG_ENB_FOR_INTR116_MASK       (0x00100000U)
#define CSL_WUGENMPU_WKG_ENB_D_1_WKG_ENB_FOR_INTR116_SHIFT      (20U)
#define CSL_WUGENMPU_WKG_ENB_D_1_WKG_ENB_FOR_INTR116_RESETVAL   (0x00000001U)
#define CSL_WUGENMPU_WKG_ENB_D_1_WKG_ENB_FOR_INTR116_MAX        (0x00000001U)

#define CSL_WUGENMPU_WKG_ENB_D_1_WKG_ENB_FOR_INTR117_MASK       (0x00200000U)
#define CSL_WUGENMPU_WKG_ENB_D_1_WKG_ENB_FOR_INTR117_SHIFT      (21U)
#define CSL_WUGENMPU_WKG_ENB_D_1_WKG_ENB_FOR_INTR117_RESETVAL   (0x00000001U)
#define CSL_WUGENMPU_WKG_ENB_D_1_WKG_ENB_FOR_INTR117_MAX        (0x00000001U)

#define CSL_WUGENMPU_WKG_ENB_D_1_WKG_ENB_FOR_INTR118_MASK       (0x00400000U)
#define CSL_WUGENMPU_WKG_ENB_D_1_WKG_ENB_FOR_INTR118_SHIFT      (22U)
#define CSL_WUGENMPU_WKG_ENB_D_1_WKG_ENB_FOR_INTR118_RESETVAL   (0x00000001U)
#define CSL_WUGENMPU_WKG_ENB_D_1_WKG_ENB_FOR_INTR118_MAX        (0x00000001U)

#define CSL_WUGENMPU_WKG_ENB_D_1_WKG_ENB_FOR_INTR119_MASK       (0x00800000U)
#define CSL_WUGENMPU_WKG_ENB_D_1_WKG_ENB_FOR_INTR119_SHIFT      (23U)
#define CSL_WUGENMPU_WKG_ENB_D_1_WKG_ENB_FOR_INTR119_RESETVAL   (0x00000001U)
#define CSL_WUGENMPU_WKG_ENB_D_1_WKG_ENB_FOR_INTR119_MAX        (0x00000001U)

#define CSL_WUGENMPU_WKG_ENB_D_1_WKG_ENB_FOR_INTR120_MASK       (0x01000000U)
#define CSL_WUGENMPU_WKG_ENB_D_1_WKG_ENB_FOR_INTR120_SHIFT      (24U)
#define CSL_WUGENMPU_WKG_ENB_D_1_WKG_ENB_FOR_INTR120_RESETVAL   (0x00000001U)
#define CSL_WUGENMPU_WKG_ENB_D_1_WKG_ENB_FOR_INTR120_MAX        (0x00000001U)

#define CSL_WUGENMPU_WKG_ENB_D_1_WKG_ENB_FOR_INTR121_MASK       (0x02000000U)
#define CSL_WUGENMPU_WKG_ENB_D_1_WKG_ENB_FOR_INTR121_SHIFT      (25U)
#define CSL_WUGENMPU_WKG_ENB_D_1_WKG_ENB_FOR_INTR121_RESETVAL   (0x00000001U)
#define CSL_WUGENMPU_WKG_ENB_D_1_WKG_ENB_FOR_INTR121_MAX        (0x00000001U)

#define CSL_WUGENMPU_WKG_ENB_D_1_WKG_ENB_FOR_INTR122_MASK       (0x04000000U)
#define CSL_WUGENMPU_WKG_ENB_D_1_WKG_ENB_FOR_INTR122_SHIFT      (26U)
#define CSL_WUGENMPU_WKG_ENB_D_1_WKG_ENB_FOR_INTR122_RESETVAL   (0x00000001U)
#define CSL_WUGENMPU_WKG_ENB_D_1_WKG_ENB_FOR_INTR122_MAX        (0x00000001U)

#define CSL_WUGENMPU_WKG_ENB_D_1_WKG_ENB_FOR_INTR123_MASK       (0x08000000U)
#define CSL_WUGENMPU_WKG_ENB_D_1_WKG_ENB_FOR_INTR123_SHIFT      (27U)
#define CSL_WUGENMPU_WKG_ENB_D_1_WKG_ENB_FOR_INTR123_RESETVAL   (0x00000001U)
#define CSL_WUGENMPU_WKG_ENB_D_1_WKG_ENB_FOR_INTR123_MAX        (0x00000001U)

#define CSL_WUGENMPU_WKG_ENB_D_1_WKG_ENB_FOR_INTR124_MASK       (0x10000000U)
#define CSL_WUGENMPU_WKG_ENB_D_1_WKG_ENB_FOR_INTR124_SHIFT      (28U)
#define CSL_WUGENMPU_WKG_ENB_D_1_WKG_ENB_FOR_INTR124_RESETVAL   (0x00000001U)
#define CSL_WUGENMPU_WKG_ENB_D_1_WKG_ENB_FOR_INTR124_MAX        (0x00000001U)

#define CSL_WUGENMPU_WKG_ENB_D_1_WKG_ENB_FOR_INTR125_MASK       (0x20000000U)
#define CSL_WUGENMPU_WKG_ENB_D_1_WKG_ENB_FOR_INTR125_SHIFT      (29U)
#define CSL_WUGENMPU_WKG_ENB_D_1_WKG_ENB_FOR_INTR125_RESETVAL   (0x00000001U)
#define CSL_WUGENMPU_WKG_ENB_D_1_WKG_ENB_FOR_INTR125_MAX        (0x00000001U)

#define CSL_WUGENMPU_WKG_ENB_D_1_WKG_ENB_FOR_INTR126_MASK       (0x40000000U)
#define CSL_WUGENMPU_WKG_ENB_D_1_WKG_ENB_FOR_INTR126_SHIFT      (30U)
#define CSL_WUGENMPU_WKG_ENB_D_1_WKG_ENB_FOR_INTR126_RESETVAL   (0x00000001U)
#define CSL_WUGENMPU_WKG_ENB_D_1_WKG_ENB_FOR_INTR126_MAX        (0x00000001U)

#define CSL_WUGENMPU_WKG_ENB_D_1_WKG_ENB_FOR_INTR127_MASK       (0x80000000U)
#define CSL_WUGENMPU_WKG_ENB_D_1_WKG_ENB_FOR_INTR127_SHIFT      (31U)
#define CSL_WUGENMPU_WKG_ENB_D_1_WKG_ENB_FOR_INTR127_RESETVAL   (0x00000001U)
#define CSL_WUGENMPU_WKG_ENB_D_1_WKG_ENB_FOR_INTR127_MAX        (0x00000001U)

#define CSL_WUGENMPU_WKG_ENB_D_1_RESETVAL                       (0xffffffffU)

/* WKG_ENB_E_1 */

#define CSL_WUGENMPU_WKG_ENB_E_1_WKG_ENB_FOR_INTR128_MASK       (0x00000001U)
#define CSL_WUGENMPU_WKG_ENB_E_1_WKG_ENB_FOR_INTR128_SHIFT      (0U)
#define CSL_WUGENMPU_WKG_ENB_E_1_WKG_ENB_FOR_INTR128_RESETVAL   (0x00000001U)
#define CSL_WUGENMPU_WKG_ENB_E_1_WKG_ENB_FOR_INTR128_MAX        (0x00000001U)

#define CSL_WUGENMPU_WKG_ENB_E_1_WKG_ENB_FOR_INTR129_MASK       (0x00000002U)
#define CSL_WUGENMPU_WKG_ENB_E_1_WKG_ENB_FOR_INTR129_SHIFT      (1U)
#define CSL_WUGENMPU_WKG_ENB_E_1_WKG_ENB_FOR_INTR129_RESETVAL   (0x00000001U)
#define CSL_WUGENMPU_WKG_ENB_E_1_WKG_ENB_FOR_INTR129_MAX        (0x00000001U)

#define CSL_WUGENMPU_WKG_ENB_E_1_WKG_ENB_FOR_INTR130_MASK       (0x00000004U)
#define CSL_WUGENMPU_WKG_ENB_E_1_WKG_ENB_FOR_INTR130_SHIFT      (2U)
#define CSL_WUGENMPU_WKG_ENB_E_1_WKG_ENB_FOR_INTR130_RESETVAL   (0x00000001U)
#define CSL_WUGENMPU_WKG_ENB_E_1_WKG_ENB_FOR_INTR130_MAX        (0x00000001U)

#define CSL_WUGENMPU_WKG_ENB_E_1_WKG_ENB_FOR_INTR131_MASK       (0x00000008U)
#define CSL_WUGENMPU_WKG_ENB_E_1_WKG_ENB_FOR_INTR131_SHIFT      (3U)
#define CSL_WUGENMPU_WKG_ENB_E_1_WKG_ENB_FOR_INTR131_RESETVAL   (0x00000001U)
#define CSL_WUGENMPU_WKG_ENB_E_1_WKG_ENB_FOR_INTR131_MAX        (0x00000001U)

#define CSL_WUGENMPU_WKG_ENB_E_1_WKG_ENB_FOR_INTR132_MASK       (0x00000010U)
#define CSL_WUGENMPU_WKG_ENB_E_1_WKG_ENB_FOR_INTR132_SHIFT      (4U)
#define CSL_WUGENMPU_WKG_ENB_E_1_WKG_ENB_FOR_INTR132_RESETVAL   (0x00000001U)
#define CSL_WUGENMPU_WKG_ENB_E_1_WKG_ENB_FOR_INTR132_MAX        (0x00000001U)

#define CSL_WUGENMPU_WKG_ENB_E_1_WKG_ENB_FOR_INTR133_MASK       (0x00000020U)
#define CSL_WUGENMPU_WKG_ENB_E_1_WKG_ENB_FOR_INTR133_SHIFT      (5U)
#define CSL_WUGENMPU_WKG_ENB_E_1_WKG_ENB_FOR_INTR133_RESETVAL   (0x00000001U)
#define CSL_WUGENMPU_WKG_ENB_E_1_WKG_ENB_FOR_INTR133_MAX        (0x00000001U)

#define CSL_WUGENMPU_WKG_ENB_E_1_WKG_ENB_FOR_INTR134_MASK       (0x00000040U)
#define CSL_WUGENMPU_WKG_ENB_E_1_WKG_ENB_FOR_INTR134_SHIFT      (6U)
#define CSL_WUGENMPU_WKG_ENB_E_1_WKG_ENB_FOR_INTR134_RESETVAL   (0x00000001U)
#define CSL_WUGENMPU_WKG_ENB_E_1_WKG_ENB_FOR_INTR134_MAX        (0x00000001U)

#define CSL_WUGENMPU_WKG_ENB_E_1_WKG_ENB_FOR_INTR135_MASK       (0x00000080U)
#define CSL_WUGENMPU_WKG_ENB_E_1_WKG_ENB_FOR_INTR135_SHIFT      (7U)
#define CSL_WUGENMPU_WKG_ENB_E_1_WKG_ENB_FOR_INTR135_RESETVAL   (0x00000001U)
#define CSL_WUGENMPU_WKG_ENB_E_1_WKG_ENB_FOR_INTR135_MAX        (0x00000001U)

#define CSL_WUGENMPU_WKG_ENB_E_1_WKG_ENB_FOR_INTR136_MASK       (0x00000100U)
#define CSL_WUGENMPU_WKG_ENB_E_1_WKG_ENB_FOR_INTR136_SHIFT      (8U)
#define CSL_WUGENMPU_WKG_ENB_E_1_WKG_ENB_FOR_INTR136_RESETVAL   (0x00000001U)
#define CSL_WUGENMPU_WKG_ENB_E_1_WKG_ENB_FOR_INTR136_MAX        (0x00000001U)

#define CSL_WUGENMPU_WKG_ENB_E_1_WKG_ENB_FOR_INTR137_MASK       (0x00000200U)
#define CSL_WUGENMPU_WKG_ENB_E_1_WKG_ENB_FOR_INTR137_SHIFT      (9U)
#define CSL_WUGENMPU_WKG_ENB_E_1_WKG_ENB_FOR_INTR137_RESETVAL   (0x00000001U)
#define CSL_WUGENMPU_WKG_ENB_E_1_WKG_ENB_FOR_INTR137_MAX        (0x00000001U)

#define CSL_WUGENMPU_WKG_ENB_E_1_WKG_ENB_FOR_INTR138_MASK       (0x00000400U)
#define CSL_WUGENMPU_WKG_ENB_E_1_WKG_ENB_FOR_INTR138_SHIFT      (10U)
#define CSL_WUGENMPU_WKG_ENB_E_1_WKG_ENB_FOR_INTR138_RESETVAL   (0x00000001U)
#define CSL_WUGENMPU_WKG_ENB_E_1_WKG_ENB_FOR_INTR138_MAX        (0x00000001U)

#define CSL_WUGENMPU_WKG_ENB_E_1_WKG_ENB_FOR_INTR139_MASK       (0x00000800U)
#define CSL_WUGENMPU_WKG_ENB_E_1_WKG_ENB_FOR_INTR139_SHIFT      (11U)
#define CSL_WUGENMPU_WKG_ENB_E_1_WKG_ENB_FOR_INTR139_RESETVAL   (0x00000001U)
#define CSL_WUGENMPU_WKG_ENB_E_1_WKG_ENB_FOR_INTR139_MAX        (0x00000001U)

#define CSL_WUGENMPU_WKG_ENB_E_1_WKG_ENB_FOR_INTR140_MASK       (0x00001000U)
#define CSL_WUGENMPU_WKG_ENB_E_1_WKG_ENB_FOR_INTR140_SHIFT      (12U)
#define CSL_WUGENMPU_WKG_ENB_E_1_WKG_ENB_FOR_INTR140_RESETVAL   (0x00000001U)
#define CSL_WUGENMPU_WKG_ENB_E_1_WKG_ENB_FOR_INTR140_MAX        (0x00000001U)

#define CSL_WUGENMPU_WKG_ENB_E_1_WKG_ENB_FOR_INTR141_MASK       (0x00002000U)
#define CSL_WUGENMPU_WKG_ENB_E_1_WKG_ENB_FOR_INTR141_SHIFT      (13U)
#define CSL_WUGENMPU_WKG_ENB_E_1_WKG_ENB_FOR_INTR141_RESETVAL   (0x00000001U)
#define CSL_WUGENMPU_WKG_ENB_E_1_WKG_ENB_FOR_INTR141_MAX        (0x00000001U)

#define CSL_WUGENMPU_WKG_ENB_E_1_WKG_ENB_FOR_INTR142_MASK       (0x00004000U)
#define CSL_WUGENMPU_WKG_ENB_E_1_WKG_ENB_FOR_INTR142_SHIFT      (14U)
#define CSL_WUGENMPU_WKG_ENB_E_1_WKG_ENB_FOR_INTR142_RESETVAL   (0x00000001U)
#define CSL_WUGENMPU_WKG_ENB_E_1_WKG_ENB_FOR_INTR142_MAX        (0x00000001U)

#define CSL_WUGENMPU_WKG_ENB_E_1_WKG_ENB_FOR_INTR143_MASK       (0x00008000U)
#define CSL_WUGENMPU_WKG_ENB_E_1_WKG_ENB_FOR_INTR143_SHIFT      (15U)
#define CSL_WUGENMPU_WKG_ENB_E_1_WKG_ENB_FOR_INTR143_RESETVAL   (0x00000001U)
#define CSL_WUGENMPU_WKG_ENB_E_1_WKG_ENB_FOR_INTR143_MAX        (0x00000001U)

#define CSL_WUGENMPU_WKG_ENB_E_1_WKG_ENB_FOR_INTR144_MASK       (0x00010000U)
#define CSL_WUGENMPU_WKG_ENB_E_1_WKG_ENB_FOR_INTR144_SHIFT      (16U)
#define CSL_WUGENMPU_WKG_ENB_E_1_WKG_ENB_FOR_INTR144_RESETVAL   (0x00000001U)
#define CSL_WUGENMPU_WKG_ENB_E_1_WKG_ENB_FOR_INTR144_MAX        (0x00000001U)

#define CSL_WUGENMPU_WKG_ENB_E_1_WKG_ENB_FOR_INTR145_MASK       (0x00020000U)
#define CSL_WUGENMPU_WKG_ENB_E_1_WKG_ENB_FOR_INTR145_SHIFT      (17U)
#define CSL_WUGENMPU_WKG_ENB_E_1_WKG_ENB_FOR_INTR145_RESETVAL   (0x00000001U)
#define CSL_WUGENMPU_WKG_ENB_E_1_WKG_ENB_FOR_INTR145_MAX        (0x00000001U)

#define CSL_WUGENMPU_WKG_ENB_E_1_WKG_ENB_FOR_INTR146_MASK       (0x00040000U)
#define CSL_WUGENMPU_WKG_ENB_E_1_WKG_ENB_FOR_INTR146_SHIFT      (18U)
#define CSL_WUGENMPU_WKG_ENB_E_1_WKG_ENB_FOR_INTR146_RESETVAL   (0x00000001U)
#define CSL_WUGENMPU_WKG_ENB_E_1_WKG_ENB_FOR_INTR146_MAX        (0x00000001U)

#define CSL_WUGENMPU_WKG_ENB_E_1_WKG_ENB_FOR_INTR147_MASK       (0x00080000U)
#define CSL_WUGENMPU_WKG_ENB_E_1_WKG_ENB_FOR_INTR147_SHIFT      (19U)
#define CSL_WUGENMPU_WKG_ENB_E_1_WKG_ENB_FOR_INTR147_RESETVAL   (0x00000001U)
#define CSL_WUGENMPU_WKG_ENB_E_1_WKG_ENB_FOR_INTR147_MAX        (0x00000001U)

#define CSL_WUGENMPU_WKG_ENB_E_1_WKG_ENB_FOR_INTR148_MASK       (0x00100000U)
#define CSL_WUGENMPU_WKG_ENB_E_1_WKG_ENB_FOR_INTR148_SHIFT      (20U)
#define CSL_WUGENMPU_WKG_ENB_E_1_WKG_ENB_FOR_INTR148_RESETVAL   (0x00000001U)
#define CSL_WUGENMPU_WKG_ENB_E_1_WKG_ENB_FOR_INTR148_MAX        (0x00000001U)

#define CSL_WUGENMPU_WKG_ENB_E_1_WKG_ENB_FOR_INTR149_MASK       (0x00200000U)
#define CSL_WUGENMPU_WKG_ENB_E_1_WKG_ENB_FOR_INTR149_SHIFT      (21U)
#define CSL_WUGENMPU_WKG_ENB_E_1_WKG_ENB_FOR_INTR149_RESETVAL   (0x00000001U)
#define CSL_WUGENMPU_WKG_ENB_E_1_WKG_ENB_FOR_INTR149_MAX        (0x00000001U)

#define CSL_WUGENMPU_WKG_ENB_E_1_WKG_ENB_FOR_INTR150_MASK       (0x00400000U)
#define CSL_WUGENMPU_WKG_ENB_E_1_WKG_ENB_FOR_INTR150_SHIFT      (22U)
#define CSL_WUGENMPU_WKG_ENB_E_1_WKG_ENB_FOR_INTR150_RESETVAL   (0x00000001U)
#define CSL_WUGENMPU_WKG_ENB_E_1_WKG_ENB_FOR_INTR150_MAX        (0x00000001U)

#define CSL_WUGENMPU_WKG_ENB_E_1_WKG_ENB_FOR_INTR151_MASK       (0x00800000U)
#define CSL_WUGENMPU_WKG_ENB_E_1_WKG_ENB_FOR_INTR151_SHIFT      (23U)
#define CSL_WUGENMPU_WKG_ENB_E_1_WKG_ENB_FOR_INTR151_RESETVAL   (0x00000001U)
#define CSL_WUGENMPU_WKG_ENB_E_1_WKG_ENB_FOR_INTR151_MAX        (0x00000001U)

#define CSL_WUGENMPU_WKG_ENB_E_1_WKG_ENB_FOR_INTR152_MASK       (0x01000000U)
#define CSL_WUGENMPU_WKG_ENB_E_1_WKG_ENB_FOR_INTR152_SHIFT      (24U)
#define CSL_WUGENMPU_WKG_ENB_E_1_WKG_ENB_FOR_INTR152_RESETVAL   (0x00000001U)
#define CSL_WUGENMPU_WKG_ENB_E_1_WKG_ENB_FOR_INTR152_MAX        (0x00000001U)

#define CSL_WUGENMPU_WKG_ENB_E_1_WKG_ENB_FOR_INTR153_MASK       (0x02000000U)
#define CSL_WUGENMPU_WKG_ENB_E_1_WKG_ENB_FOR_INTR153_SHIFT      (25U)
#define CSL_WUGENMPU_WKG_ENB_E_1_WKG_ENB_FOR_INTR153_RESETVAL   (0x00000001U)
#define CSL_WUGENMPU_WKG_ENB_E_1_WKG_ENB_FOR_INTR153_MAX        (0x00000001U)

#define CSL_WUGENMPU_WKG_ENB_E_1_WKG_ENB_FOR_INTR154_MASK       (0x04000000U)
#define CSL_WUGENMPU_WKG_ENB_E_1_WKG_ENB_FOR_INTR154_SHIFT      (26U)
#define CSL_WUGENMPU_WKG_ENB_E_1_WKG_ENB_FOR_INTR154_RESETVAL   (0x00000001U)
#define CSL_WUGENMPU_WKG_ENB_E_1_WKG_ENB_FOR_INTR154_MAX        (0x00000001U)

#define CSL_WUGENMPU_WKG_ENB_E_1_WKG_ENB_FOR_INTR155_MASK       (0x08000000U)
#define CSL_WUGENMPU_WKG_ENB_E_1_WKG_ENB_FOR_INTR155_SHIFT      (27U)
#define CSL_WUGENMPU_WKG_ENB_E_1_WKG_ENB_FOR_INTR155_RESETVAL   (0x00000001U)
#define CSL_WUGENMPU_WKG_ENB_E_1_WKG_ENB_FOR_INTR155_MAX        (0x00000001U)

#define CSL_WUGENMPU_WKG_ENB_E_1_WKG_ENB_FOR_INTR156_MASK       (0x10000000U)
#define CSL_WUGENMPU_WKG_ENB_E_1_WKG_ENB_FOR_INTR156_SHIFT      (28U)
#define CSL_WUGENMPU_WKG_ENB_E_1_WKG_ENB_FOR_INTR156_RESETVAL   (0x00000001U)
#define CSL_WUGENMPU_WKG_ENB_E_1_WKG_ENB_FOR_INTR156_MAX        (0x00000001U)

#define CSL_WUGENMPU_WKG_ENB_E_1_WKG_ENB_FOR_INTR157_MASK       (0x20000000U)
#define CSL_WUGENMPU_WKG_ENB_E_1_WKG_ENB_FOR_INTR157_SHIFT      (29U)
#define CSL_WUGENMPU_WKG_ENB_E_1_WKG_ENB_FOR_INTR157_RESETVAL   (0x00000001U)
#define CSL_WUGENMPU_WKG_ENB_E_1_WKG_ENB_FOR_INTR157_MAX        (0x00000001U)

#define CSL_WUGENMPU_WKG_ENB_E_1_WKG_ENB_FOR_INTR158_MASK       (0x40000000U)
#define CSL_WUGENMPU_WKG_ENB_E_1_WKG_ENB_FOR_INTR158_SHIFT      (30U)
#define CSL_WUGENMPU_WKG_ENB_E_1_WKG_ENB_FOR_INTR158_RESETVAL   (0x00000001U)
#define CSL_WUGENMPU_WKG_ENB_E_1_WKG_ENB_FOR_INTR158_MAX        (0x00000001U)

#define CSL_WUGENMPU_WKG_ENB_E_1_WKG_ENB_FOR_INTR159_MASK       (0x80000000U)
#define CSL_WUGENMPU_WKG_ENB_E_1_WKG_ENB_FOR_INTR159_SHIFT      (31U)
#define CSL_WUGENMPU_WKG_ENB_E_1_WKG_ENB_FOR_INTR159_RESETVAL   (0x00000001U)
#define CSL_WUGENMPU_WKG_ENB_E_1_WKG_ENB_FOR_INTR159_MAX        (0x00000001U)

#define CSL_WUGENMPU_WKG_ENB_E_1_RESETVAL                       (0xffffffffU)

/* WKG_ENB_SECURE_A_1 */

#define CSL_WUGENMPU_WKG_ENB_SECURE_A_1_WKG_ENB_SECURE_FOR_INTR0_MASK  (0x00000001U)
#define CSL_WUGENMPU_WKG_ENB_SECURE_A_1_WKG_ENB_SECURE_FOR_INTR0_SHIFT  (0U)
#define CSL_WUGENMPU_WKG_ENB_SECURE_A_1_WKG_ENB_SECURE_FOR_INTR0_RESETVAL  (0x00000001U)
#define CSL_WUGENMPU_WKG_ENB_SECURE_A_1_WKG_ENB_SECURE_FOR_INTR0_MAX  (0x00000001U)

#define CSL_WUGENMPU_WKG_ENB_SECURE_A_1_WKG_ENB_SECURE_FOR_INTR1_MASK  (0x00000002U)
#define CSL_WUGENMPU_WKG_ENB_SECURE_A_1_WKG_ENB_SECURE_FOR_INTR1_SHIFT  (1U)
#define CSL_WUGENMPU_WKG_ENB_SECURE_A_1_WKG_ENB_SECURE_FOR_INTR1_RESETVAL  (0x00000001U)
#define CSL_WUGENMPU_WKG_ENB_SECURE_A_1_WKG_ENB_SECURE_FOR_INTR1_MAX  (0x00000001U)

#define CSL_WUGENMPU_WKG_ENB_SECURE_A_1_WKG_ENB_SECURE_FOR_INTR2_MASK  (0x00000004U)
#define CSL_WUGENMPU_WKG_ENB_SECURE_A_1_WKG_ENB_SECURE_FOR_INTR2_SHIFT  (2U)
#define CSL_WUGENMPU_WKG_ENB_SECURE_A_1_WKG_ENB_SECURE_FOR_INTR2_RESETVAL  (0x00000001U)
#define CSL_WUGENMPU_WKG_ENB_SECURE_A_1_WKG_ENB_SECURE_FOR_INTR2_MAX  (0x00000001U)

#define CSL_WUGENMPU_WKG_ENB_SECURE_A_1_WKG_ENB_SECURE_FOR_INTR3_MASK  (0x00000008U)
#define CSL_WUGENMPU_WKG_ENB_SECURE_A_1_WKG_ENB_SECURE_FOR_INTR3_SHIFT  (3U)
#define CSL_WUGENMPU_WKG_ENB_SECURE_A_1_WKG_ENB_SECURE_FOR_INTR3_RESETVAL  (0x00000001U)
#define CSL_WUGENMPU_WKG_ENB_SECURE_A_1_WKG_ENB_SECURE_FOR_INTR3_MAX  (0x00000001U)

#define CSL_WUGENMPU_WKG_ENB_SECURE_A_1_WKG_ENB_SECURE_FOR_INTR4_MASK  (0x00000010U)
#define CSL_WUGENMPU_WKG_ENB_SECURE_A_1_WKG_ENB_SECURE_FOR_INTR4_SHIFT  (4U)
#define CSL_WUGENMPU_WKG_ENB_SECURE_A_1_WKG_ENB_SECURE_FOR_INTR4_RESETVAL  (0x00000001U)
#define CSL_WUGENMPU_WKG_ENB_SECURE_A_1_WKG_ENB_SECURE_FOR_INTR4_MAX  (0x00000001U)

#define CSL_WUGENMPU_WKG_ENB_SECURE_A_1_WKG_ENB_SECURE_FOR_INTR5_MASK  (0x00000020U)
#define CSL_WUGENMPU_WKG_ENB_SECURE_A_1_WKG_ENB_SECURE_FOR_INTR5_SHIFT  (5U)
#define CSL_WUGENMPU_WKG_ENB_SECURE_A_1_WKG_ENB_SECURE_FOR_INTR5_RESETVAL  (0x00000001U)
#define CSL_WUGENMPU_WKG_ENB_SECURE_A_1_WKG_ENB_SECURE_FOR_INTR5_MAX  (0x00000001U)

#define CSL_WUGENMPU_WKG_ENB_SECURE_A_1_WKG_ENB_SECURE_FOR_INTR6_MASK  (0x00000040U)
#define CSL_WUGENMPU_WKG_ENB_SECURE_A_1_WKG_ENB_SECURE_FOR_INTR6_SHIFT  (6U)
#define CSL_WUGENMPU_WKG_ENB_SECURE_A_1_WKG_ENB_SECURE_FOR_INTR6_RESETVAL  (0x00000001U)
#define CSL_WUGENMPU_WKG_ENB_SECURE_A_1_WKG_ENB_SECURE_FOR_INTR6_MAX  (0x00000001U)

#define CSL_WUGENMPU_WKG_ENB_SECURE_A_1_WKG_ENB_SECURE_FOR_INTR7_MASK  (0x00000080U)
#define CSL_WUGENMPU_WKG_ENB_SECURE_A_1_WKG_ENB_SECURE_FOR_INTR7_SHIFT  (7U)
#define CSL_WUGENMPU_WKG_ENB_SECURE_A_1_WKG_ENB_SECURE_FOR_INTR7_RESETVAL  (0x00000001U)
#define CSL_WUGENMPU_WKG_ENB_SECURE_A_1_WKG_ENB_SECURE_FOR_INTR7_MAX  (0x00000001U)

#define CSL_WUGENMPU_WKG_ENB_SECURE_A_1_WKG_ENB_SECURE_FOR_INTR8_MASK  (0x00000100U)
#define CSL_WUGENMPU_WKG_ENB_SECURE_A_1_WKG_ENB_SECURE_FOR_INTR8_SHIFT  (8U)
#define CSL_WUGENMPU_WKG_ENB_SECURE_A_1_WKG_ENB_SECURE_FOR_INTR8_RESETVAL  (0x00000000U)
#define CSL_WUGENMPU_WKG_ENB_SECURE_A_1_WKG_ENB_SECURE_FOR_INTR8_MAX  (0x00000001U)

#define CSL_WUGENMPU_WKG_ENB_SECURE_A_1_WKG_ENB_SECURE_FOR_INTR9_MASK  (0x00000200U)
#define CSL_WUGENMPU_WKG_ENB_SECURE_A_1_WKG_ENB_SECURE_FOR_INTR9_SHIFT  (9U)
#define CSL_WUGENMPU_WKG_ENB_SECURE_A_1_WKG_ENB_SECURE_FOR_INTR9_RESETVAL  (0x00000001U)
#define CSL_WUGENMPU_WKG_ENB_SECURE_A_1_WKG_ENB_SECURE_FOR_INTR9_MAX  (0x00000001U)

#define CSL_WUGENMPU_WKG_ENB_SECURE_A_1_WKG_ENB_SECURE_FOR_INTR10_MASK  (0x00000400U)
#define CSL_WUGENMPU_WKG_ENB_SECURE_A_1_WKG_ENB_SECURE_FOR_INTR10_SHIFT  (10U)
#define CSL_WUGENMPU_WKG_ENB_SECURE_A_1_WKG_ENB_SECURE_FOR_INTR10_RESETVAL  (0x00000001U)
#define CSL_WUGENMPU_WKG_ENB_SECURE_A_1_WKG_ENB_SECURE_FOR_INTR10_MAX  (0x00000001U)

#define CSL_WUGENMPU_WKG_ENB_SECURE_A_1_WKG_ENB_SECURE_FOR_INTR11_MASK  (0x00000800U)
#define CSL_WUGENMPU_WKG_ENB_SECURE_A_1_WKG_ENB_SECURE_FOR_INTR11_SHIFT  (11U)
#define CSL_WUGENMPU_WKG_ENB_SECURE_A_1_WKG_ENB_SECURE_FOR_INTR11_RESETVAL  (0x00000001U)
#define CSL_WUGENMPU_WKG_ENB_SECURE_A_1_WKG_ENB_SECURE_FOR_INTR11_MAX  (0x00000001U)

#define CSL_WUGENMPU_WKG_ENB_SECURE_A_1_WKG_ENB_SECURE_FOR_INTR12_MASK  (0x00001000U)
#define CSL_WUGENMPU_WKG_ENB_SECURE_A_1_WKG_ENB_SECURE_FOR_INTR12_SHIFT  (12U)
#define CSL_WUGENMPU_WKG_ENB_SECURE_A_1_WKG_ENB_SECURE_FOR_INTR12_RESETVAL  (0x00000001U)
#define CSL_WUGENMPU_WKG_ENB_SECURE_A_1_WKG_ENB_SECURE_FOR_INTR12_MAX  (0x00000001U)

#define CSL_WUGENMPU_WKG_ENB_SECURE_A_1_WKG_ENB_SECURE_FOR_INTR13_MASK  (0x00002000U)
#define CSL_WUGENMPU_WKG_ENB_SECURE_A_1_WKG_ENB_SECURE_FOR_INTR13_SHIFT  (13U)
#define CSL_WUGENMPU_WKG_ENB_SECURE_A_1_WKG_ENB_SECURE_FOR_INTR13_RESETVAL  (0x00000001U)
#define CSL_WUGENMPU_WKG_ENB_SECURE_A_1_WKG_ENB_SECURE_FOR_INTR13_MAX  (0x00000001U)

#define CSL_WUGENMPU_WKG_ENB_SECURE_A_1_WKG_ENB_SECURE_FOR_INTR14_MASK  (0x00004000U)
#define CSL_WUGENMPU_WKG_ENB_SECURE_A_1_WKG_ENB_SECURE_FOR_INTR14_SHIFT  (14U)
#define CSL_WUGENMPU_WKG_ENB_SECURE_A_1_WKG_ENB_SECURE_FOR_INTR14_RESETVAL  (0x00000001U)
#define CSL_WUGENMPU_WKG_ENB_SECURE_A_1_WKG_ENB_SECURE_FOR_INTR14_MAX  (0x00000001U)

#define CSL_WUGENMPU_WKG_ENB_SECURE_A_1_WKG_ENB_SECURE_FOR_INTR15_MASK  (0x00008000U)
#define CSL_WUGENMPU_WKG_ENB_SECURE_A_1_WKG_ENB_SECURE_FOR_INTR15_SHIFT  (15U)
#define CSL_WUGENMPU_WKG_ENB_SECURE_A_1_WKG_ENB_SECURE_FOR_INTR15_RESETVAL  (0x00000001U)
#define CSL_WUGENMPU_WKG_ENB_SECURE_A_1_WKG_ENB_SECURE_FOR_INTR15_MAX  (0x00000001U)

#define CSL_WUGENMPU_WKG_ENB_SECURE_A_1_WKG_ENB_SECURE_FOR_INTR16_MASK  (0x00010000U)
#define CSL_WUGENMPU_WKG_ENB_SECURE_A_1_WKG_ENB_SECURE_FOR_INTR16_SHIFT  (16U)
#define CSL_WUGENMPU_WKG_ENB_SECURE_A_1_WKG_ENB_SECURE_FOR_INTR16_RESETVAL  (0x00000001U)
#define CSL_WUGENMPU_WKG_ENB_SECURE_A_1_WKG_ENB_SECURE_FOR_INTR16_MAX  (0x00000001U)

#define CSL_WUGENMPU_WKG_ENB_SECURE_A_1_WKG_ENB_SECURE_FOR_INTR17_MASK  (0x00020000U)
#define CSL_WUGENMPU_WKG_ENB_SECURE_A_1_WKG_ENB_SECURE_FOR_INTR17_SHIFT  (17U)
#define CSL_WUGENMPU_WKG_ENB_SECURE_A_1_WKG_ENB_SECURE_FOR_INTR17_RESETVAL  (0x00000001U)
#define CSL_WUGENMPU_WKG_ENB_SECURE_A_1_WKG_ENB_SECURE_FOR_INTR17_MAX  (0x00000001U)

#define CSL_WUGENMPU_WKG_ENB_SECURE_A_1_WKG_ENB_SECURE_FOR_INTR18_MASK  (0x00040000U)
#define CSL_WUGENMPU_WKG_ENB_SECURE_A_1_WKG_ENB_SECURE_FOR_INTR18_SHIFT  (18U)
#define CSL_WUGENMPU_WKG_ENB_SECURE_A_1_WKG_ENB_SECURE_FOR_INTR18_RESETVAL  (0x00000001U)
#define CSL_WUGENMPU_WKG_ENB_SECURE_A_1_WKG_ENB_SECURE_FOR_INTR18_MAX  (0x00000001U)

#define CSL_WUGENMPU_WKG_ENB_SECURE_A_1_WKG_ENB_SECURE_FOR_INTR19_MASK  (0x00080000U)
#define CSL_WUGENMPU_WKG_ENB_SECURE_A_1_WKG_ENB_SECURE_FOR_INTR19_SHIFT  (19U)
#define CSL_WUGENMPU_WKG_ENB_SECURE_A_1_WKG_ENB_SECURE_FOR_INTR19_RESETVAL  (0x00000001U)
#define CSL_WUGENMPU_WKG_ENB_SECURE_A_1_WKG_ENB_SECURE_FOR_INTR19_MAX  (0x00000001U)

#define CSL_WUGENMPU_WKG_ENB_SECURE_A_1_WKG_ENB_SECURE_FOR_INTR20_MASK  (0x00100000U)
#define CSL_WUGENMPU_WKG_ENB_SECURE_A_1_WKG_ENB_SECURE_FOR_INTR20_SHIFT  (20U)
#define CSL_WUGENMPU_WKG_ENB_SECURE_A_1_WKG_ENB_SECURE_FOR_INTR20_RESETVAL  (0x00000001U)
#define CSL_WUGENMPU_WKG_ENB_SECURE_A_1_WKG_ENB_SECURE_FOR_INTR20_MAX  (0x00000001U)

#define CSL_WUGENMPU_WKG_ENB_SECURE_A_1_WKG_ENB_SECURE_FOR_INTR21_MASK  (0x00200000U)
#define CSL_WUGENMPU_WKG_ENB_SECURE_A_1_WKG_ENB_SECURE_FOR_INTR21_SHIFT  (21U)
#define CSL_WUGENMPU_WKG_ENB_SECURE_A_1_WKG_ENB_SECURE_FOR_INTR21_RESETVAL  (0x00000001U)
#define CSL_WUGENMPU_WKG_ENB_SECURE_A_1_WKG_ENB_SECURE_FOR_INTR21_MAX  (0x00000001U)

#define CSL_WUGENMPU_WKG_ENB_SECURE_A_1_WKG_ENB_SECURE_FOR_INTR22_MASK  (0x00400000U)
#define CSL_WUGENMPU_WKG_ENB_SECURE_A_1_WKG_ENB_SECURE_FOR_INTR22_SHIFT  (22U)
#define CSL_WUGENMPU_WKG_ENB_SECURE_A_1_WKG_ENB_SECURE_FOR_INTR22_RESETVAL  (0x00000001U)
#define CSL_WUGENMPU_WKG_ENB_SECURE_A_1_WKG_ENB_SECURE_FOR_INTR22_MAX  (0x00000001U)

#define CSL_WUGENMPU_WKG_ENB_SECURE_A_1_WKG_ENB_SECURE_FOR_INTR23_MASK  (0x00800000U)
#define CSL_WUGENMPU_WKG_ENB_SECURE_A_1_WKG_ENB_SECURE_FOR_INTR23_SHIFT  (23U)
#define CSL_WUGENMPU_WKG_ENB_SECURE_A_1_WKG_ENB_SECURE_FOR_INTR23_RESETVAL  (0x00000001U)
#define CSL_WUGENMPU_WKG_ENB_SECURE_A_1_WKG_ENB_SECURE_FOR_INTR23_MAX  (0x00000001U)

#define CSL_WUGENMPU_WKG_ENB_SECURE_A_1_WKG_ENB_SECURE_FOR_INTR24_MASK  (0x01000000U)
#define CSL_WUGENMPU_WKG_ENB_SECURE_A_1_WKG_ENB_SECURE_FOR_INTR24_SHIFT  (24U)
#define CSL_WUGENMPU_WKG_ENB_SECURE_A_1_WKG_ENB_SECURE_FOR_INTR24_RESETVAL  (0x00000001U)
#define CSL_WUGENMPU_WKG_ENB_SECURE_A_1_WKG_ENB_SECURE_FOR_INTR24_MAX  (0x00000001U)

#define CSL_WUGENMPU_WKG_ENB_SECURE_A_1_WKG_ENB_SECURE_FOR_INTR25_MASK  (0x02000000U)
#define CSL_WUGENMPU_WKG_ENB_SECURE_A_1_WKG_ENB_SECURE_FOR_INTR25_SHIFT  (25U)
#define CSL_WUGENMPU_WKG_ENB_SECURE_A_1_WKG_ENB_SECURE_FOR_INTR25_RESETVAL  (0x00000001U)
#define CSL_WUGENMPU_WKG_ENB_SECURE_A_1_WKG_ENB_SECURE_FOR_INTR25_MAX  (0x00000001U)

#define CSL_WUGENMPU_WKG_ENB_SECURE_A_1_WKG_ENB_SECURE_FOR_INTR26_MASK  (0x04000000U)
#define CSL_WUGENMPU_WKG_ENB_SECURE_A_1_WKG_ENB_SECURE_FOR_INTR26_SHIFT  (26U)
#define CSL_WUGENMPU_WKG_ENB_SECURE_A_1_WKG_ENB_SECURE_FOR_INTR26_RESETVAL  (0x00000001U)
#define CSL_WUGENMPU_WKG_ENB_SECURE_A_1_WKG_ENB_SECURE_FOR_INTR26_MAX  (0x00000001U)

#define CSL_WUGENMPU_WKG_ENB_SECURE_A_1_WKG_ENB_SECURE_FOR_INTR27_MASK  (0x08000000U)
#define CSL_WUGENMPU_WKG_ENB_SECURE_A_1_WKG_ENB_SECURE_FOR_INTR27_SHIFT  (27U)
#define CSL_WUGENMPU_WKG_ENB_SECURE_A_1_WKG_ENB_SECURE_FOR_INTR27_RESETVAL  (0x00000001U)
#define CSL_WUGENMPU_WKG_ENB_SECURE_A_1_WKG_ENB_SECURE_FOR_INTR27_MAX  (0x00000001U)

#define CSL_WUGENMPU_WKG_ENB_SECURE_A_1_WKG_ENB_SECURE_FOR_INTR28_MASK  (0x10000000U)
#define CSL_WUGENMPU_WKG_ENB_SECURE_A_1_WKG_ENB_SECURE_FOR_INTR28_SHIFT  (28U)
#define CSL_WUGENMPU_WKG_ENB_SECURE_A_1_WKG_ENB_SECURE_FOR_INTR28_RESETVAL  (0x00000001U)
#define CSL_WUGENMPU_WKG_ENB_SECURE_A_1_WKG_ENB_SECURE_FOR_INTR28_MAX  (0x00000001U)

#define CSL_WUGENMPU_WKG_ENB_SECURE_A_1_WKG_ENB_SECURE_FOR_INTR29_MASK  (0x20000000U)
#define CSL_WUGENMPU_WKG_ENB_SECURE_A_1_WKG_ENB_SECURE_FOR_INTR29_SHIFT  (29U)
#define CSL_WUGENMPU_WKG_ENB_SECURE_A_1_WKG_ENB_SECURE_FOR_INTR29_RESETVAL  (0x00000001U)
#define CSL_WUGENMPU_WKG_ENB_SECURE_A_1_WKG_ENB_SECURE_FOR_INTR29_MAX  (0x00000001U)

#define CSL_WUGENMPU_WKG_ENB_SECURE_A_1_WKG_ENB_SECURE_FOR_INTR30_MASK  (0x40000000U)
#define CSL_WUGENMPU_WKG_ENB_SECURE_A_1_WKG_ENB_SECURE_FOR_INTR30_SHIFT  (30U)
#define CSL_WUGENMPU_WKG_ENB_SECURE_A_1_WKG_ENB_SECURE_FOR_INTR30_RESETVAL  (0x00000001U)
#define CSL_WUGENMPU_WKG_ENB_SECURE_A_1_WKG_ENB_SECURE_FOR_INTR30_MAX  (0x00000001U)

#define CSL_WUGENMPU_WKG_ENB_SECURE_A_1_WKG_ENB_SECURE_FOR_INTR31_MASK  (0x80000000U)
#define CSL_WUGENMPU_WKG_ENB_SECURE_A_1_WKG_ENB_SECURE_FOR_INTR31_SHIFT  (31U)
#define CSL_WUGENMPU_WKG_ENB_SECURE_A_1_WKG_ENB_SECURE_FOR_INTR31_RESETVAL  (0x00000001U)
#define CSL_WUGENMPU_WKG_ENB_SECURE_A_1_WKG_ENB_SECURE_FOR_INTR31_MAX  (0x00000001U)

#define CSL_WUGENMPU_WKG_ENB_SECURE_A_1_RESETVAL                (0xfffffeffU)

/* WKG_ENB_SECURE_B_1 */

#define CSL_WUGENMPU_WKG_ENB_SECURE_B_1_WKG_ENB_SECURE_FOR_INTR32_MASK  (0x00000001U)
#define CSL_WUGENMPU_WKG_ENB_SECURE_B_1_WKG_ENB_SECURE_FOR_INTR32_SHIFT  (0U)
#define CSL_WUGENMPU_WKG_ENB_SECURE_B_1_WKG_ENB_SECURE_FOR_INTR32_RESETVAL  (0x00000001U)
#define CSL_WUGENMPU_WKG_ENB_SECURE_B_1_WKG_ENB_SECURE_FOR_INTR32_MAX  (0x00000001U)

#define CSL_WUGENMPU_WKG_ENB_SECURE_B_1_WKG_ENB_SECURE_FOR_INTR33_MASK  (0x00000002U)
#define CSL_WUGENMPU_WKG_ENB_SECURE_B_1_WKG_ENB_SECURE_FOR_INTR33_SHIFT  (1U)
#define CSL_WUGENMPU_WKG_ENB_SECURE_B_1_WKG_ENB_SECURE_FOR_INTR33_RESETVAL  (0x00000001U)
#define CSL_WUGENMPU_WKG_ENB_SECURE_B_1_WKG_ENB_SECURE_FOR_INTR33_MAX  (0x00000001U)

#define CSL_WUGENMPU_WKG_ENB_SECURE_B_1_WKG_ENB_SECURE_FOR_INTR34_MASK  (0x00000004U)
#define CSL_WUGENMPU_WKG_ENB_SECURE_B_1_WKG_ENB_SECURE_FOR_INTR34_SHIFT  (2U)
#define CSL_WUGENMPU_WKG_ENB_SECURE_B_1_WKG_ENB_SECURE_FOR_INTR34_RESETVAL  (0x00000001U)
#define CSL_WUGENMPU_WKG_ENB_SECURE_B_1_WKG_ENB_SECURE_FOR_INTR34_MAX  (0x00000001U)

#define CSL_WUGENMPU_WKG_ENB_SECURE_B_1_WKG_ENB_SECURE_FOR_INTR35_MASK  (0x00000008U)
#define CSL_WUGENMPU_WKG_ENB_SECURE_B_1_WKG_ENB_SECURE_FOR_INTR35_SHIFT  (3U)
#define CSL_WUGENMPU_WKG_ENB_SECURE_B_1_WKG_ENB_SECURE_FOR_INTR35_RESETVAL  (0x00000001U)
#define CSL_WUGENMPU_WKG_ENB_SECURE_B_1_WKG_ENB_SECURE_FOR_INTR35_MAX  (0x00000001U)

#define CSL_WUGENMPU_WKG_ENB_SECURE_B_1_WKG_ENB_SECURE_FOR_INTR36_MASK  (0x00000010U)
#define CSL_WUGENMPU_WKG_ENB_SECURE_B_1_WKG_ENB_SECURE_FOR_INTR36_SHIFT  (4U)
#define CSL_WUGENMPU_WKG_ENB_SECURE_B_1_WKG_ENB_SECURE_FOR_INTR36_RESETVAL  (0x00000001U)
#define CSL_WUGENMPU_WKG_ENB_SECURE_B_1_WKG_ENB_SECURE_FOR_INTR36_MAX  (0x00000001U)

#define CSL_WUGENMPU_WKG_ENB_SECURE_B_1_WKG_ENB_SECURE_FOR_INTR37_MASK  (0x00000020U)
#define CSL_WUGENMPU_WKG_ENB_SECURE_B_1_WKG_ENB_SECURE_FOR_INTR37_SHIFT  (5U)
#define CSL_WUGENMPU_WKG_ENB_SECURE_B_1_WKG_ENB_SECURE_FOR_INTR37_RESETVAL  (0x00000001U)
#define CSL_WUGENMPU_WKG_ENB_SECURE_B_1_WKG_ENB_SECURE_FOR_INTR37_MAX  (0x00000001U)

#define CSL_WUGENMPU_WKG_ENB_SECURE_B_1_WKG_ENB_SECURE_FOR_INTR38_MASK  (0x00000040U)
#define CSL_WUGENMPU_WKG_ENB_SECURE_B_1_WKG_ENB_SECURE_FOR_INTR38_SHIFT  (6U)
#define CSL_WUGENMPU_WKG_ENB_SECURE_B_1_WKG_ENB_SECURE_FOR_INTR38_RESETVAL  (0x00000001U)
#define CSL_WUGENMPU_WKG_ENB_SECURE_B_1_WKG_ENB_SECURE_FOR_INTR38_MAX  (0x00000001U)

#define CSL_WUGENMPU_WKG_ENB_SECURE_B_1_WKG_ENB_SECURE_FOR_INTR39_MASK  (0x00000080U)
#define CSL_WUGENMPU_WKG_ENB_SECURE_B_1_WKG_ENB_SECURE_FOR_INTR39_SHIFT  (7U)
#define CSL_WUGENMPU_WKG_ENB_SECURE_B_1_WKG_ENB_SECURE_FOR_INTR39_RESETVAL  (0x00000001U)
#define CSL_WUGENMPU_WKG_ENB_SECURE_B_1_WKG_ENB_SECURE_FOR_INTR39_MAX  (0x00000001U)

#define CSL_WUGENMPU_WKG_ENB_SECURE_B_1_WKG_ENB_SECURE_FOR_INTR40_MASK  (0x00000100U)
#define CSL_WUGENMPU_WKG_ENB_SECURE_B_1_WKG_ENB_SECURE_FOR_INTR40_SHIFT  (8U)
#define CSL_WUGENMPU_WKG_ENB_SECURE_B_1_WKG_ENB_SECURE_FOR_INTR40_RESETVAL  (0x00000001U)
#define CSL_WUGENMPU_WKG_ENB_SECURE_B_1_WKG_ENB_SECURE_FOR_INTR40_MAX  (0x00000001U)

#define CSL_WUGENMPU_WKG_ENB_SECURE_B_1_WKG_ENB_SECURE_FOR_INTR41_MASK  (0x00000200U)
#define CSL_WUGENMPU_WKG_ENB_SECURE_B_1_WKG_ENB_SECURE_FOR_INTR41_SHIFT  (9U)
#define CSL_WUGENMPU_WKG_ENB_SECURE_B_1_WKG_ENB_SECURE_FOR_INTR41_RESETVAL  (0x00000001U)
#define CSL_WUGENMPU_WKG_ENB_SECURE_B_1_WKG_ENB_SECURE_FOR_INTR41_MAX  (0x00000001U)

#define CSL_WUGENMPU_WKG_ENB_SECURE_B_1_WKG_ENB_SECURE_FOR_INTR42_MASK  (0x00000400U)
#define CSL_WUGENMPU_WKG_ENB_SECURE_B_1_WKG_ENB_SECURE_FOR_INTR42_SHIFT  (10U)
#define CSL_WUGENMPU_WKG_ENB_SECURE_B_1_WKG_ENB_SECURE_FOR_INTR42_RESETVAL  (0x00000001U)
#define CSL_WUGENMPU_WKG_ENB_SECURE_B_1_WKG_ENB_SECURE_FOR_INTR42_MAX  (0x00000001U)

#define CSL_WUGENMPU_WKG_ENB_SECURE_B_1_WKG_ENB_SECURE_FOR_INTR43_MASK  (0x00000800U)
#define CSL_WUGENMPU_WKG_ENB_SECURE_B_1_WKG_ENB_SECURE_FOR_INTR43_SHIFT  (11U)
#define CSL_WUGENMPU_WKG_ENB_SECURE_B_1_WKG_ENB_SECURE_FOR_INTR43_RESETVAL  (0x00000001U)
#define CSL_WUGENMPU_WKG_ENB_SECURE_B_1_WKG_ENB_SECURE_FOR_INTR43_MAX  (0x00000001U)

#define CSL_WUGENMPU_WKG_ENB_SECURE_B_1_WKG_ENB_SECURE_FOR_INTR44_MASK  (0x00001000U)
#define CSL_WUGENMPU_WKG_ENB_SECURE_B_1_WKG_ENB_SECURE_FOR_INTR44_SHIFT  (12U)
#define CSL_WUGENMPU_WKG_ENB_SECURE_B_1_WKG_ENB_SECURE_FOR_INTR44_RESETVAL  (0x00000001U)
#define CSL_WUGENMPU_WKG_ENB_SECURE_B_1_WKG_ENB_SECURE_FOR_INTR44_MAX  (0x00000001U)

#define CSL_WUGENMPU_WKG_ENB_SECURE_B_1_WKG_ENB_SECURE_FOR_INTR45_MASK  (0x00002000U)
#define CSL_WUGENMPU_WKG_ENB_SECURE_B_1_WKG_ENB_SECURE_FOR_INTR45_SHIFT  (13U)
#define CSL_WUGENMPU_WKG_ENB_SECURE_B_1_WKG_ENB_SECURE_FOR_INTR45_RESETVAL  (0x00000001U)
#define CSL_WUGENMPU_WKG_ENB_SECURE_B_1_WKG_ENB_SECURE_FOR_INTR45_MAX  (0x00000001U)

#define CSL_WUGENMPU_WKG_ENB_SECURE_B_1_WKG_ENB_SECURE_FOR_INTR46_MASK  (0x00004000U)
#define CSL_WUGENMPU_WKG_ENB_SECURE_B_1_WKG_ENB_SECURE_FOR_INTR46_SHIFT  (14U)
#define CSL_WUGENMPU_WKG_ENB_SECURE_B_1_WKG_ENB_SECURE_FOR_INTR46_RESETVAL  (0x00000001U)
#define CSL_WUGENMPU_WKG_ENB_SECURE_B_1_WKG_ENB_SECURE_FOR_INTR46_MAX  (0x00000001U)

#define CSL_WUGENMPU_WKG_ENB_SECURE_B_1_WKG_ENB_SECURE_FOR_INTR47_MASK  (0x00008000U)
#define CSL_WUGENMPU_WKG_ENB_SECURE_B_1_WKG_ENB_SECURE_FOR_INTR47_SHIFT  (15U)
#define CSL_WUGENMPU_WKG_ENB_SECURE_B_1_WKG_ENB_SECURE_FOR_INTR47_RESETVAL  (0x00000001U)
#define CSL_WUGENMPU_WKG_ENB_SECURE_B_1_WKG_ENB_SECURE_FOR_INTR47_MAX  (0x00000001U)

#define CSL_WUGENMPU_WKG_ENB_SECURE_B_1_WKG_ENB_SECURE_FOR_INTR48_MASK  (0x00010000U)
#define CSL_WUGENMPU_WKG_ENB_SECURE_B_1_WKG_ENB_SECURE_FOR_INTR48_SHIFT  (16U)
#define CSL_WUGENMPU_WKG_ENB_SECURE_B_1_WKG_ENB_SECURE_FOR_INTR48_RESETVAL  (0x00000001U)
#define CSL_WUGENMPU_WKG_ENB_SECURE_B_1_WKG_ENB_SECURE_FOR_INTR48_MAX  (0x00000001U)

#define CSL_WUGENMPU_WKG_ENB_SECURE_B_1_WKG_ENB_SECURE_FOR_INTR49_MASK  (0x00020000U)
#define CSL_WUGENMPU_WKG_ENB_SECURE_B_1_WKG_ENB_SECURE_FOR_INTR49_SHIFT  (17U)
#define CSL_WUGENMPU_WKG_ENB_SECURE_B_1_WKG_ENB_SECURE_FOR_INTR49_RESETVAL  (0x00000001U)
#define CSL_WUGENMPU_WKG_ENB_SECURE_B_1_WKG_ENB_SECURE_FOR_INTR49_MAX  (0x00000001U)

#define CSL_WUGENMPU_WKG_ENB_SECURE_B_1_WKG_ENB_SECURE_FOR_INTR50_MASK  (0x00040000U)
#define CSL_WUGENMPU_WKG_ENB_SECURE_B_1_WKG_ENB_SECURE_FOR_INTR50_SHIFT  (18U)
#define CSL_WUGENMPU_WKG_ENB_SECURE_B_1_WKG_ENB_SECURE_FOR_INTR50_RESETVAL  (0x00000001U)
#define CSL_WUGENMPU_WKG_ENB_SECURE_B_1_WKG_ENB_SECURE_FOR_INTR50_MAX  (0x00000001U)

#define CSL_WUGENMPU_WKG_ENB_SECURE_B_1_WKG_ENB_SECURE_FOR_INTR51_MASK  (0x00080000U)
#define CSL_WUGENMPU_WKG_ENB_SECURE_B_1_WKG_ENB_SECURE_FOR_INTR51_SHIFT  (19U)
#define CSL_WUGENMPU_WKG_ENB_SECURE_B_1_WKG_ENB_SECURE_FOR_INTR51_RESETVAL  (0x00000001U)
#define CSL_WUGENMPU_WKG_ENB_SECURE_B_1_WKG_ENB_SECURE_FOR_INTR51_MAX  (0x00000001U)

#define CSL_WUGENMPU_WKG_ENB_SECURE_B_1_WKG_ENB_SECURE_FOR_INTR52_MASK  (0x00100000U)
#define CSL_WUGENMPU_WKG_ENB_SECURE_B_1_WKG_ENB_SECURE_FOR_INTR52_SHIFT  (20U)
#define CSL_WUGENMPU_WKG_ENB_SECURE_B_1_WKG_ENB_SECURE_FOR_INTR52_RESETVAL  (0x00000001U)
#define CSL_WUGENMPU_WKG_ENB_SECURE_B_1_WKG_ENB_SECURE_FOR_INTR52_MAX  (0x00000001U)

#define CSL_WUGENMPU_WKG_ENB_SECURE_B_1_WKG_ENB_SECURE_FOR_INTR53_MASK  (0x00200000U)
#define CSL_WUGENMPU_WKG_ENB_SECURE_B_1_WKG_ENB_SECURE_FOR_INTR53_SHIFT  (21U)
#define CSL_WUGENMPU_WKG_ENB_SECURE_B_1_WKG_ENB_SECURE_FOR_INTR53_RESETVAL  (0x00000001U)
#define CSL_WUGENMPU_WKG_ENB_SECURE_B_1_WKG_ENB_SECURE_FOR_INTR53_MAX  (0x00000001U)

#define CSL_WUGENMPU_WKG_ENB_SECURE_B_1_WKG_ENB_SECURE_FOR_INTR54_MASK  (0x00400000U)
#define CSL_WUGENMPU_WKG_ENB_SECURE_B_1_WKG_ENB_SECURE_FOR_INTR54_SHIFT  (22U)
#define CSL_WUGENMPU_WKG_ENB_SECURE_B_1_WKG_ENB_SECURE_FOR_INTR54_RESETVAL  (0x00000001U)
#define CSL_WUGENMPU_WKG_ENB_SECURE_B_1_WKG_ENB_SECURE_FOR_INTR54_MAX  (0x00000001U)

#define CSL_WUGENMPU_WKG_ENB_SECURE_B_1_WKG_ENB_SECURE_FOR_INTR55_MASK  (0x00800000U)
#define CSL_WUGENMPU_WKG_ENB_SECURE_B_1_WKG_ENB_SECURE_FOR_INTR55_SHIFT  (23U)
#define CSL_WUGENMPU_WKG_ENB_SECURE_B_1_WKG_ENB_SECURE_FOR_INTR55_RESETVAL  (0x00000001U)
#define CSL_WUGENMPU_WKG_ENB_SECURE_B_1_WKG_ENB_SECURE_FOR_INTR55_MAX  (0x00000001U)

#define CSL_WUGENMPU_WKG_ENB_SECURE_B_1_WKG_ENB_SECURE_FOR_INTR56_MASK  (0x01000000U)
#define CSL_WUGENMPU_WKG_ENB_SECURE_B_1_WKG_ENB_SECURE_FOR_INTR56_SHIFT  (24U)
#define CSL_WUGENMPU_WKG_ENB_SECURE_B_1_WKG_ENB_SECURE_FOR_INTR56_RESETVAL  (0x00000001U)
#define CSL_WUGENMPU_WKG_ENB_SECURE_B_1_WKG_ENB_SECURE_FOR_INTR56_MAX  (0x00000001U)

#define CSL_WUGENMPU_WKG_ENB_SECURE_B_1_WKG_ENB_SECURE_FOR_INTR57_MASK  (0x02000000U)
#define CSL_WUGENMPU_WKG_ENB_SECURE_B_1_WKG_ENB_SECURE_FOR_INTR57_SHIFT  (25U)
#define CSL_WUGENMPU_WKG_ENB_SECURE_B_1_WKG_ENB_SECURE_FOR_INTR57_RESETVAL  (0x00000001U)
#define CSL_WUGENMPU_WKG_ENB_SECURE_B_1_WKG_ENB_SECURE_FOR_INTR57_MAX  (0x00000001U)

#define CSL_WUGENMPU_WKG_ENB_SECURE_B_1_WKG_ENB_SECURE_FOR_INTR58_MASK  (0x04000000U)
#define CSL_WUGENMPU_WKG_ENB_SECURE_B_1_WKG_ENB_SECURE_FOR_INTR58_SHIFT  (26U)
#define CSL_WUGENMPU_WKG_ENB_SECURE_B_1_WKG_ENB_SECURE_FOR_INTR58_RESETVAL  (0x00000001U)
#define CSL_WUGENMPU_WKG_ENB_SECURE_B_1_WKG_ENB_SECURE_FOR_INTR58_MAX  (0x00000001U)

#define CSL_WUGENMPU_WKG_ENB_SECURE_B_1_WKG_ENB_SECURE_FOR_INTR59_MASK  (0x08000000U)
#define CSL_WUGENMPU_WKG_ENB_SECURE_B_1_WKG_ENB_SECURE_FOR_INTR59_SHIFT  (27U)
#define CSL_WUGENMPU_WKG_ENB_SECURE_B_1_WKG_ENB_SECURE_FOR_INTR59_RESETVAL  (0x00000001U)
#define CSL_WUGENMPU_WKG_ENB_SECURE_B_1_WKG_ENB_SECURE_FOR_INTR59_MAX  (0x00000001U)

#define CSL_WUGENMPU_WKG_ENB_SECURE_B_1_WKG_ENB_SECURE_FOR_INTR60_MASK  (0x10000000U)
#define CSL_WUGENMPU_WKG_ENB_SECURE_B_1_WKG_ENB_SECURE_FOR_INTR60_SHIFT  (28U)
#define CSL_WUGENMPU_WKG_ENB_SECURE_B_1_WKG_ENB_SECURE_FOR_INTR60_RESETVAL  (0x00000001U)
#define CSL_WUGENMPU_WKG_ENB_SECURE_B_1_WKG_ENB_SECURE_FOR_INTR60_MAX  (0x00000001U)

#define CSL_WUGENMPU_WKG_ENB_SECURE_B_1_WKG_ENB_SECURE_FOR_INTR61_MASK  (0x20000000U)
#define CSL_WUGENMPU_WKG_ENB_SECURE_B_1_WKG_ENB_SECURE_FOR_INTR61_SHIFT  (29U)
#define CSL_WUGENMPU_WKG_ENB_SECURE_B_1_WKG_ENB_SECURE_FOR_INTR61_RESETVAL  (0x00000001U)
#define CSL_WUGENMPU_WKG_ENB_SECURE_B_1_WKG_ENB_SECURE_FOR_INTR61_MAX  (0x00000001U)

#define CSL_WUGENMPU_WKG_ENB_SECURE_B_1_WKG_ENB_SECURE_FOR_INTR62_MASK  (0x40000000U)
#define CSL_WUGENMPU_WKG_ENB_SECURE_B_1_WKG_ENB_SECURE_FOR_INTR62_SHIFT  (30U)
#define CSL_WUGENMPU_WKG_ENB_SECURE_B_1_WKG_ENB_SECURE_FOR_INTR62_RESETVAL  (0x00000001U)
#define CSL_WUGENMPU_WKG_ENB_SECURE_B_1_WKG_ENB_SECURE_FOR_INTR62_MAX  (0x00000001U)

#define CSL_WUGENMPU_WKG_ENB_SECURE_B_1_WKG_ENB_SECURE_FOR_INTR63_MASK  (0x80000000U)
#define CSL_WUGENMPU_WKG_ENB_SECURE_B_1_WKG_ENB_SECURE_FOR_INTR63_SHIFT  (31U)
#define CSL_WUGENMPU_WKG_ENB_SECURE_B_1_WKG_ENB_SECURE_FOR_INTR63_RESETVAL  (0x00000001U)
#define CSL_WUGENMPU_WKG_ENB_SECURE_B_1_WKG_ENB_SECURE_FOR_INTR63_MAX  (0x00000001U)

#define CSL_WUGENMPU_WKG_ENB_SECURE_B_1_RESETVAL                (0xffffffffU)

/* WKG_ENB_SECURE_C_1 */

#define CSL_WUGENMPU_WKG_ENB_SECURE_C_1_WKG_ENB_SECURE_FOR_INTR64_MASK  (0x00000001U)
#define CSL_WUGENMPU_WKG_ENB_SECURE_C_1_WKG_ENB_SECURE_FOR_INTR64_SHIFT  (0U)
#define CSL_WUGENMPU_WKG_ENB_SECURE_C_1_WKG_ENB_SECURE_FOR_INTR64_RESETVAL  (0x00000001U)
#define CSL_WUGENMPU_WKG_ENB_SECURE_C_1_WKG_ENB_SECURE_FOR_INTR64_MAX  (0x00000001U)

#define CSL_WUGENMPU_WKG_ENB_SECURE_C_1_WKG_ENB_SECURE_FOR_INTR65_MASK  (0x00000002U)
#define CSL_WUGENMPU_WKG_ENB_SECURE_C_1_WKG_ENB_SECURE_FOR_INTR65_SHIFT  (1U)
#define CSL_WUGENMPU_WKG_ENB_SECURE_C_1_WKG_ENB_SECURE_FOR_INTR65_RESETVAL  (0x00000001U)
#define CSL_WUGENMPU_WKG_ENB_SECURE_C_1_WKG_ENB_SECURE_FOR_INTR65_MAX  (0x00000001U)

#define CSL_WUGENMPU_WKG_ENB_SECURE_C_1_WKG_ENB_SECURE_FOR_INTR66_MASK  (0x00000004U)
#define CSL_WUGENMPU_WKG_ENB_SECURE_C_1_WKG_ENB_SECURE_FOR_INTR66_SHIFT  (2U)
#define CSL_WUGENMPU_WKG_ENB_SECURE_C_1_WKG_ENB_SECURE_FOR_INTR66_RESETVAL  (0x00000001U)
#define CSL_WUGENMPU_WKG_ENB_SECURE_C_1_WKG_ENB_SECURE_FOR_INTR66_MAX  (0x00000001U)

#define CSL_WUGENMPU_WKG_ENB_SECURE_C_1_WKG_ENB_SECURE_FOR_INTR67_MASK  (0x00000008U)
#define CSL_WUGENMPU_WKG_ENB_SECURE_C_1_WKG_ENB_SECURE_FOR_INTR67_SHIFT  (3U)
#define CSL_WUGENMPU_WKG_ENB_SECURE_C_1_WKG_ENB_SECURE_FOR_INTR67_RESETVAL  (0x00000001U)
#define CSL_WUGENMPU_WKG_ENB_SECURE_C_1_WKG_ENB_SECURE_FOR_INTR67_MAX  (0x00000001U)

#define CSL_WUGENMPU_WKG_ENB_SECURE_C_1_WKG_ENB_SECURE_FOR_INTR68_MASK  (0x00000010U)
#define CSL_WUGENMPU_WKG_ENB_SECURE_C_1_WKG_ENB_SECURE_FOR_INTR68_SHIFT  (4U)
#define CSL_WUGENMPU_WKG_ENB_SECURE_C_1_WKG_ENB_SECURE_FOR_INTR68_RESETVAL  (0x00000001U)
#define CSL_WUGENMPU_WKG_ENB_SECURE_C_1_WKG_ENB_SECURE_FOR_INTR68_MAX  (0x00000001U)

#define CSL_WUGENMPU_WKG_ENB_SECURE_C_1_WKG_ENB_SECURE_FOR_INTR69_MASK  (0x00000020U)
#define CSL_WUGENMPU_WKG_ENB_SECURE_C_1_WKG_ENB_SECURE_FOR_INTR69_SHIFT  (5U)
#define CSL_WUGENMPU_WKG_ENB_SECURE_C_1_WKG_ENB_SECURE_FOR_INTR69_RESETVAL  (0x00000001U)
#define CSL_WUGENMPU_WKG_ENB_SECURE_C_1_WKG_ENB_SECURE_FOR_INTR69_MAX  (0x00000001U)

#define CSL_WUGENMPU_WKG_ENB_SECURE_C_1_WKG_ENB_SECURE_FOR_INTR70_MASK  (0x00000040U)
#define CSL_WUGENMPU_WKG_ENB_SECURE_C_1_WKG_ENB_SECURE_FOR_INTR70_SHIFT  (6U)
#define CSL_WUGENMPU_WKG_ENB_SECURE_C_1_WKG_ENB_SECURE_FOR_INTR70_RESETVAL  (0x00000001U)
#define CSL_WUGENMPU_WKG_ENB_SECURE_C_1_WKG_ENB_SECURE_FOR_INTR70_MAX  (0x00000001U)

#define CSL_WUGENMPU_WKG_ENB_SECURE_C_1_WKG_ENB_SECURE_FOR_INTR71_MASK  (0x00000080U)
#define CSL_WUGENMPU_WKG_ENB_SECURE_C_1_WKG_ENB_SECURE_FOR_INTR71_SHIFT  (7U)
#define CSL_WUGENMPU_WKG_ENB_SECURE_C_1_WKG_ENB_SECURE_FOR_INTR71_RESETVAL  (0x00000001U)
#define CSL_WUGENMPU_WKG_ENB_SECURE_C_1_WKG_ENB_SECURE_FOR_INTR71_MAX  (0x00000001U)

#define CSL_WUGENMPU_WKG_ENB_SECURE_C_1_WKG_ENB_SECURE_FOR_INTR72_MASK  (0x00000100U)
#define CSL_WUGENMPU_WKG_ENB_SECURE_C_1_WKG_ENB_SECURE_FOR_INTR72_SHIFT  (8U)
#define CSL_WUGENMPU_WKG_ENB_SECURE_C_1_WKG_ENB_SECURE_FOR_INTR72_RESETVAL  (0x00000001U)
#define CSL_WUGENMPU_WKG_ENB_SECURE_C_1_WKG_ENB_SECURE_FOR_INTR72_MAX  (0x00000001U)

#define CSL_WUGENMPU_WKG_ENB_SECURE_C_1_WKG_ENB_SECURE_FOR_INTR73_MASK  (0x00000200U)
#define CSL_WUGENMPU_WKG_ENB_SECURE_C_1_WKG_ENB_SECURE_FOR_INTR73_SHIFT  (9U)
#define CSL_WUGENMPU_WKG_ENB_SECURE_C_1_WKG_ENB_SECURE_FOR_INTR73_RESETVAL  (0x00000001U)
#define CSL_WUGENMPU_WKG_ENB_SECURE_C_1_WKG_ENB_SECURE_FOR_INTR73_MAX  (0x00000001U)

#define CSL_WUGENMPU_WKG_ENB_SECURE_C_1_WKG_ENB_SECURE_FOR_INTR74_MASK  (0x00000400U)
#define CSL_WUGENMPU_WKG_ENB_SECURE_C_1_WKG_ENB_SECURE_FOR_INTR74_SHIFT  (10U)
#define CSL_WUGENMPU_WKG_ENB_SECURE_C_1_WKG_ENB_SECURE_FOR_INTR74_RESETVAL  (0x00000001U)
#define CSL_WUGENMPU_WKG_ENB_SECURE_C_1_WKG_ENB_SECURE_FOR_INTR74_MAX  (0x00000001U)

#define CSL_WUGENMPU_WKG_ENB_SECURE_C_1_WKG_ENB_SECURE_FOR_INTR75_MASK  (0x00000800U)
#define CSL_WUGENMPU_WKG_ENB_SECURE_C_1_WKG_ENB_SECURE_FOR_INTR75_SHIFT  (11U)
#define CSL_WUGENMPU_WKG_ENB_SECURE_C_1_WKG_ENB_SECURE_FOR_INTR75_RESETVAL  (0x00000001U)
#define CSL_WUGENMPU_WKG_ENB_SECURE_C_1_WKG_ENB_SECURE_FOR_INTR75_MAX  (0x00000001U)

#define CSL_WUGENMPU_WKG_ENB_SECURE_C_1_WKG_ENB_SECURE_FOR_INTR76_MASK  (0x00001000U)
#define CSL_WUGENMPU_WKG_ENB_SECURE_C_1_WKG_ENB_SECURE_FOR_INTR76_SHIFT  (12U)
#define CSL_WUGENMPU_WKG_ENB_SECURE_C_1_WKG_ENB_SECURE_FOR_INTR76_RESETVAL  (0x00000001U)
#define CSL_WUGENMPU_WKG_ENB_SECURE_C_1_WKG_ENB_SECURE_FOR_INTR76_MAX  (0x00000001U)

#define CSL_WUGENMPU_WKG_ENB_SECURE_C_1_WKG_ENB_SECURE_FOR_INTR77_MASK  (0x00002000U)
#define CSL_WUGENMPU_WKG_ENB_SECURE_C_1_WKG_ENB_SECURE_FOR_INTR77_SHIFT  (13U)
#define CSL_WUGENMPU_WKG_ENB_SECURE_C_1_WKG_ENB_SECURE_FOR_INTR77_RESETVAL  (0x00000001U)
#define CSL_WUGENMPU_WKG_ENB_SECURE_C_1_WKG_ENB_SECURE_FOR_INTR77_MAX  (0x00000001U)

#define CSL_WUGENMPU_WKG_ENB_SECURE_C_1_WKG_ENB_SECURE_FOR_INTR78_MASK  (0x00004000U)
#define CSL_WUGENMPU_WKG_ENB_SECURE_C_1_WKG_ENB_SECURE_FOR_INTR78_SHIFT  (14U)
#define CSL_WUGENMPU_WKG_ENB_SECURE_C_1_WKG_ENB_SECURE_FOR_INTR78_RESETVAL  (0x00000001U)
#define CSL_WUGENMPU_WKG_ENB_SECURE_C_1_WKG_ENB_SECURE_FOR_INTR78_MAX  (0x00000001U)

#define CSL_WUGENMPU_WKG_ENB_SECURE_C_1_WKG_ENB_SECURE_FOR_INTR79_MASK  (0x00008000U)
#define CSL_WUGENMPU_WKG_ENB_SECURE_C_1_WKG_ENB_SECURE_FOR_INTR79_SHIFT  (15U)
#define CSL_WUGENMPU_WKG_ENB_SECURE_C_1_WKG_ENB_SECURE_FOR_INTR79_RESETVAL  (0x00000001U)
#define CSL_WUGENMPU_WKG_ENB_SECURE_C_1_WKG_ENB_SECURE_FOR_INTR79_MAX  (0x00000001U)

#define CSL_WUGENMPU_WKG_ENB_SECURE_C_1_WKG_ENB_SECURE_FOR_INTR80_MASK  (0x00010000U)
#define CSL_WUGENMPU_WKG_ENB_SECURE_C_1_WKG_ENB_SECURE_FOR_INTR80_SHIFT  (16U)
#define CSL_WUGENMPU_WKG_ENB_SECURE_C_1_WKG_ENB_SECURE_FOR_INTR80_RESETVAL  (0x00000001U)
#define CSL_WUGENMPU_WKG_ENB_SECURE_C_1_WKG_ENB_SECURE_FOR_INTR80_MAX  (0x00000001U)

#define CSL_WUGENMPU_WKG_ENB_SECURE_C_1_WKG_ENB_SECURE_FOR_INTR81_MASK  (0x00020000U)
#define CSL_WUGENMPU_WKG_ENB_SECURE_C_1_WKG_ENB_SECURE_FOR_INTR81_SHIFT  (17U)
#define CSL_WUGENMPU_WKG_ENB_SECURE_C_1_WKG_ENB_SECURE_FOR_INTR81_RESETVAL  (0x00000001U)
#define CSL_WUGENMPU_WKG_ENB_SECURE_C_1_WKG_ENB_SECURE_FOR_INTR81_MAX  (0x00000001U)

#define CSL_WUGENMPU_WKG_ENB_SECURE_C_1_WKG_ENB_SECURE_FOR_INTR82_MASK  (0x00040000U)
#define CSL_WUGENMPU_WKG_ENB_SECURE_C_1_WKG_ENB_SECURE_FOR_INTR82_SHIFT  (18U)
#define CSL_WUGENMPU_WKG_ENB_SECURE_C_1_WKG_ENB_SECURE_FOR_INTR82_RESETVAL  (0x00000001U)
#define CSL_WUGENMPU_WKG_ENB_SECURE_C_1_WKG_ENB_SECURE_FOR_INTR82_MAX  (0x00000001U)

#define CSL_WUGENMPU_WKG_ENB_SECURE_C_1_WKG_ENB_SECURE_FOR_INTR83_MASK  (0x00080000U)
#define CSL_WUGENMPU_WKG_ENB_SECURE_C_1_WKG_ENB_SECURE_FOR_INTR83_SHIFT  (19U)
#define CSL_WUGENMPU_WKG_ENB_SECURE_C_1_WKG_ENB_SECURE_FOR_INTR83_RESETVAL  (0x00000001U)
#define CSL_WUGENMPU_WKG_ENB_SECURE_C_1_WKG_ENB_SECURE_FOR_INTR83_MAX  (0x00000001U)

#define CSL_WUGENMPU_WKG_ENB_SECURE_C_1_WKG_ENB_SECURE_FOR_INTR84_MASK  (0x00100000U)
#define CSL_WUGENMPU_WKG_ENB_SECURE_C_1_WKG_ENB_SECURE_FOR_INTR84_SHIFT  (20U)
#define CSL_WUGENMPU_WKG_ENB_SECURE_C_1_WKG_ENB_SECURE_FOR_INTR84_RESETVAL  (0x00000001U)
#define CSL_WUGENMPU_WKG_ENB_SECURE_C_1_WKG_ENB_SECURE_FOR_INTR84_MAX  (0x00000001U)

#define CSL_WUGENMPU_WKG_ENB_SECURE_C_1_WKG_ENB_SECURE_FOR_INTR85_MASK  (0x00200000U)
#define CSL_WUGENMPU_WKG_ENB_SECURE_C_1_WKG_ENB_SECURE_FOR_INTR85_SHIFT  (21U)
#define CSL_WUGENMPU_WKG_ENB_SECURE_C_1_WKG_ENB_SECURE_FOR_INTR85_RESETVAL  (0x00000001U)
#define CSL_WUGENMPU_WKG_ENB_SECURE_C_1_WKG_ENB_SECURE_FOR_INTR85_MAX  (0x00000001U)

#define CSL_WUGENMPU_WKG_ENB_SECURE_C_1_WKG_ENB_SECURE_FOR_INTR86_MASK  (0x00400000U)
#define CSL_WUGENMPU_WKG_ENB_SECURE_C_1_WKG_ENB_SECURE_FOR_INTR86_SHIFT  (22U)
#define CSL_WUGENMPU_WKG_ENB_SECURE_C_1_WKG_ENB_SECURE_FOR_INTR86_RESETVAL  (0x00000001U)
#define CSL_WUGENMPU_WKG_ENB_SECURE_C_1_WKG_ENB_SECURE_FOR_INTR86_MAX  (0x00000001U)

#define CSL_WUGENMPU_WKG_ENB_SECURE_C_1_WKG_ENB_SECURE_FOR_INTR87_MASK  (0x00800000U)
#define CSL_WUGENMPU_WKG_ENB_SECURE_C_1_WKG_ENB_SECURE_FOR_INTR87_SHIFT  (23U)
#define CSL_WUGENMPU_WKG_ENB_SECURE_C_1_WKG_ENB_SECURE_FOR_INTR87_RESETVAL  (0x00000001U)
#define CSL_WUGENMPU_WKG_ENB_SECURE_C_1_WKG_ENB_SECURE_FOR_INTR87_MAX  (0x00000001U)

#define CSL_WUGENMPU_WKG_ENB_SECURE_C_1_WKG_ENB_SECURE_FOR_INTR88_MASK  (0x01000000U)
#define CSL_WUGENMPU_WKG_ENB_SECURE_C_1_WKG_ENB_SECURE_FOR_INTR88_SHIFT  (24U)
#define CSL_WUGENMPU_WKG_ENB_SECURE_C_1_WKG_ENB_SECURE_FOR_INTR88_RESETVAL  (0x00000001U)
#define CSL_WUGENMPU_WKG_ENB_SECURE_C_1_WKG_ENB_SECURE_FOR_INTR88_MAX  (0x00000001U)

#define CSL_WUGENMPU_WKG_ENB_SECURE_C_1_WKG_ENB_SECURE_FOR_INTR89_MASK  (0x02000000U)
#define CSL_WUGENMPU_WKG_ENB_SECURE_C_1_WKG_ENB_SECURE_FOR_INTR89_SHIFT  (25U)
#define CSL_WUGENMPU_WKG_ENB_SECURE_C_1_WKG_ENB_SECURE_FOR_INTR89_RESETVAL  (0x00000001U)
#define CSL_WUGENMPU_WKG_ENB_SECURE_C_1_WKG_ENB_SECURE_FOR_INTR89_MAX  (0x00000001U)

#define CSL_WUGENMPU_WKG_ENB_SECURE_C_1_WKG_ENB_SECURE_FOR_INTR90_MASK  (0x04000000U)
#define CSL_WUGENMPU_WKG_ENB_SECURE_C_1_WKG_ENB_SECURE_FOR_INTR90_SHIFT  (26U)
#define CSL_WUGENMPU_WKG_ENB_SECURE_C_1_WKG_ENB_SECURE_FOR_INTR90_RESETVAL  (0x00000001U)
#define CSL_WUGENMPU_WKG_ENB_SECURE_C_1_WKG_ENB_SECURE_FOR_INTR90_MAX  (0x00000001U)

#define CSL_WUGENMPU_WKG_ENB_SECURE_C_1_WKG_ENB_SECURE_FOR_INTR91_MASK  (0x08000000U)
#define CSL_WUGENMPU_WKG_ENB_SECURE_C_1_WKG_ENB_SECURE_FOR_INTR91_SHIFT  (27U)
#define CSL_WUGENMPU_WKG_ENB_SECURE_C_1_WKG_ENB_SECURE_FOR_INTR91_RESETVAL  (0x00000001U)
#define CSL_WUGENMPU_WKG_ENB_SECURE_C_1_WKG_ENB_SECURE_FOR_INTR91_MAX  (0x00000001U)

#define CSL_WUGENMPU_WKG_ENB_SECURE_C_1_WKG_ENB_SECURE_FOR_INTR92_MASK  (0x10000000U)
#define CSL_WUGENMPU_WKG_ENB_SECURE_C_1_WKG_ENB_SECURE_FOR_INTR92_SHIFT  (28U)
#define CSL_WUGENMPU_WKG_ENB_SECURE_C_1_WKG_ENB_SECURE_FOR_INTR92_RESETVAL  (0x00000001U)
#define CSL_WUGENMPU_WKG_ENB_SECURE_C_1_WKG_ENB_SECURE_FOR_INTR92_MAX  (0x00000001U)

#define CSL_WUGENMPU_WKG_ENB_SECURE_C_1_WKG_ENB_SECURE_FOR_INTR93_MASK  (0x20000000U)
#define CSL_WUGENMPU_WKG_ENB_SECURE_C_1_WKG_ENB_SECURE_FOR_INTR93_SHIFT  (29U)
#define CSL_WUGENMPU_WKG_ENB_SECURE_C_1_WKG_ENB_SECURE_FOR_INTR93_RESETVAL  (0x00000001U)
#define CSL_WUGENMPU_WKG_ENB_SECURE_C_1_WKG_ENB_SECURE_FOR_INTR93_MAX  (0x00000001U)

#define CSL_WUGENMPU_WKG_ENB_SECURE_C_1_WKG_ENB_SECURE_FOR_INTR94_MASK  (0x40000000U)
#define CSL_WUGENMPU_WKG_ENB_SECURE_C_1_WKG_ENB_SECURE_FOR_INTR94_SHIFT  (30U)
#define CSL_WUGENMPU_WKG_ENB_SECURE_C_1_WKG_ENB_SECURE_FOR_INTR94_RESETVAL  (0x00000001U)
#define CSL_WUGENMPU_WKG_ENB_SECURE_C_1_WKG_ENB_SECURE_FOR_INTR94_MAX  (0x00000001U)

#define CSL_WUGENMPU_WKG_ENB_SECURE_C_1_WKG_ENB_SECURE_FOR_INTR95_MASK  (0x80000000U)
#define CSL_WUGENMPU_WKG_ENB_SECURE_C_1_WKG_ENB_SECURE_FOR_INTR95_SHIFT  (31U)
#define CSL_WUGENMPU_WKG_ENB_SECURE_C_1_WKG_ENB_SECURE_FOR_INTR95_RESETVAL  (0x00000001U)
#define CSL_WUGENMPU_WKG_ENB_SECURE_C_1_WKG_ENB_SECURE_FOR_INTR95_MAX  (0x00000001U)

#define CSL_WUGENMPU_WKG_ENB_SECURE_C_1_RESETVAL                (0xffffffffU)

/* WKG_ENB_SECURE_D_1 */

#define CSL_WUGENMPU_WKG_ENB_SECURE_D_1_WKG_ENB_SECURE_FOR_INTR96_MASK  (0x00000001U)
#define CSL_WUGENMPU_WKG_ENB_SECURE_D_1_WKG_ENB_SECURE_FOR_INTR96_SHIFT  (0U)
#define CSL_WUGENMPU_WKG_ENB_SECURE_D_1_WKG_ENB_SECURE_FOR_INTR96_RESETVAL  (0x00000001U)
#define CSL_WUGENMPU_WKG_ENB_SECURE_D_1_WKG_ENB_SECURE_FOR_INTR96_MAX  (0x00000001U)

#define CSL_WUGENMPU_WKG_ENB_SECURE_D_1_WKG_ENB_SECURE_FOR_INTR97_MASK  (0x00000002U)
#define CSL_WUGENMPU_WKG_ENB_SECURE_D_1_WKG_ENB_SECURE_FOR_INTR97_SHIFT  (1U)
#define CSL_WUGENMPU_WKG_ENB_SECURE_D_1_WKG_ENB_SECURE_FOR_INTR97_RESETVAL  (0x00000001U)
#define CSL_WUGENMPU_WKG_ENB_SECURE_D_1_WKG_ENB_SECURE_FOR_INTR97_MAX  (0x00000001U)

#define CSL_WUGENMPU_WKG_ENB_SECURE_D_1_WKG_ENB_SECURE_FOR_INTR98_MASK  (0x00000004U)
#define CSL_WUGENMPU_WKG_ENB_SECURE_D_1_WKG_ENB_SECURE_FOR_INTR98_SHIFT  (2U)
#define CSL_WUGENMPU_WKG_ENB_SECURE_D_1_WKG_ENB_SECURE_FOR_INTR98_RESETVAL  (0x00000001U)
#define CSL_WUGENMPU_WKG_ENB_SECURE_D_1_WKG_ENB_SECURE_FOR_INTR98_MAX  (0x00000001U)

#define CSL_WUGENMPU_WKG_ENB_SECURE_D_1_WKG_ENB_SECURE_FOR_INTR99_MASK  (0x00000008U)
#define CSL_WUGENMPU_WKG_ENB_SECURE_D_1_WKG_ENB_SECURE_FOR_INTR99_SHIFT  (3U)
#define CSL_WUGENMPU_WKG_ENB_SECURE_D_1_WKG_ENB_SECURE_FOR_INTR99_RESETVAL  (0x00000001U)
#define CSL_WUGENMPU_WKG_ENB_SECURE_D_1_WKG_ENB_SECURE_FOR_INTR99_MAX  (0x00000001U)

#define CSL_WUGENMPU_WKG_ENB_SECURE_D_1_WKG_ENB_SECURE_FOR_INTR100_MASK  (0x00000010U)
#define CSL_WUGENMPU_WKG_ENB_SECURE_D_1_WKG_ENB_SECURE_FOR_INTR100_SHIFT  (4U)
#define CSL_WUGENMPU_WKG_ENB_SECURE_D_1_WKG_ENB_SECURE_FOR_INTR100_RESETVAL  (0x00000001U)
#define CSL_WUGENMPU_WKG_ENB_SECURE_D_1_WKG_ENB_SECURE_FOR_INTR100_MAX  (0x00000001U)

#define CSL_WUGENMPU_WKG_ENB_SECURE_D_1_WKG_ENB_SECURE_FOR_INTR101_MASK  (0x00000020U)
#define CSL_WUGENMPU_WKG_ENB_SECURE_D_1_WKG_ENB_SECURE_FOR_INTR101_SHIFT  (5U)
#define CSL_WUGENMPU_WKG_ENB_SECURE_D_1_WKG_ENB_SECURE_FOR_INTR101_RESETVAL  (0x00000001U)
#define CSL_WUGENMPU_WKG_ENB_SECURE_D_1_WKG_ENB_SECURE_FOR_INTR101_MAX  (0x00000001U)

#define CSL_WUGENMPU_WKG_ENB_SECURE_D_1_WKG_ENB_SECURE_FOR_INTR102_MASK  (0x00000040U)
#define CSL_WUGENMPU_WKG_ENB_SECURE_D_1_WKG_ENB_SECURE_FOR_INTR102_SHIFT  (6U)
#define CSL_WUGENMPU_WKG_ENB_SECURE_D_1_WKG_ENB_SECURE_FOR_INTR102_RESETVAL  (0x00000001U)
#define CSL_WUGENMPU_WKG_ENB_SECURE_D_1_WKG_ENB_SECURE_FOR_INTR102_MAX  (0x00000001U)

#define CSL_WUGENMPU_WKG_ENB_SECURE_D_1_WKG_ENB_SECURE_FOR_INTR103_MASK  (0x00000080U)
#define CSL_WUGENMPU_WKG_ENB_SECURE_D_1_WKG_ENB_SECURE_FOR_INTR103_SHIFT  (7U)
#define CSL_WUGENMPU_WKG_ENB_SECURE_D_1_WKG_ENB_SECURE_FOR_INTR103_RESETVAL  (0x00000001U)
#define CSL_WUGENMPU_WKG_ENB_SECURE_D_1_WKG_ENB_SECURE_FOR_INTR103_MAX  (0x00000001U)

#define CSL_WUGENMPU_WKG_ENB_SECURE_D_1_WKG_ENB_SECURE_FOR_INTR104_MASK  (0x00000100U)
#define CSL_WUGENMPU_WKG_ENB_SECURE_D_1_WKG_ENB_SECURE_FOR_INTR104_SHIFT  (8U)
#define CSL_WUGENMPU_WKG_ENB_SECURE_D_1_WKG_ENB_SECURE_FOR_INTR104_RESETVAL  (0x00000001U)
#define CSL_WUGENMPU_WKG_ENB_SECURE_D_1_WKG_ENB_SECURE_FOR_INTR104_MAX  (0x00000001U)

#define CSL_WUGENMPU_WKG_ENB_SECURE_D_1_WKG_ENB_SECURE_FOR_INTR105_MASK  (0x00000200U)
#define CSL_WUGENMPU_WKG_ENB_SECURE_D_1_WKG_ENB_SECURE_FOR_INTR105_SHIFT  (9U)
#define CSL_WUGENMPU_WKG_ENB_SECURE_D_1_WKG_ENB_SECURE_FOR_INTR105_RESETVAL  (0x00000001U)
#define CSL_WUGENMPU_WKG_ENB_SECURE_D_1_WKG_ENB_SECURE_FOR_INTR105_MAX  (0x00000001U)

#define CSL_WUGENMPU_WKG_ENB_SECURE_D_1_WKG_ENB_SECURE_FOR_INTR106_MASK  (0x00000400U)
#define CSL_WUGENMPU_WKG_ENB_SECURE_D_1_WKG_ENB_SECURE_FOR_INTR106_SHIFT  (10U)
#define CSL_WUGENMPU_WKG_ENB_SECURE_D_1_WKG_ENB_SECURE_FOR_INTR106_RESETVAL  (0x00000001U)
#define CSL_WUGENMPU_WKG_ENB_SECURE_D_1_WKG_ENB_SECURE_FOR_INTR106_MAX  (0x00000001U)

#define CSL_WUGENMPU_WKG_ENB_SECURE_D_1_WKG_ENB_SECURE_FOR_INTR107_MASK  (0x00000800U)
#define CSL_WUGENMPU_WKG_ENB_SECURE_D_1_WKG_ENB_SECURE_FOR_INTR107_SHIFT  (11U)
#define CSL_WUGENMPU_WKG_ENB_SECURE_D_1_WKG_ENB_SECURE_FOR_INTR107_RESETVAL  (0x00000001U)
#define CSL_WUGENMPU_WKG_ENB_SECURE_D_1_WKG_ENB_SECURE_FOR_INTR107_MAX  (0x00000001U)

#define CSL_WUGENMPU_WKG_ENB_SECURE_D_1_WKG_ENB_SECURE_FOR_INTR108_MASK  (0x00001000U)
#define CSL_WUGENMPU_WKG_ENB_SECURE_D_1_WKG_ENB_SECURE_FOR_INTR108_SHIFT  (12U)
#define CSL_WUGENMPU_WKG_ENB_SECURE_D_1_WKG_ENB_SECURE_FOR_INTR108_RESETVAL  (0x00000001U)
#define CSL_WUGENMPU_WKG_ENB_SECURE_D_1_WKG_ENB_SECURE_FOR_INTR108_MAX  (0x00000001U)

#define CSL_WUGENMPU_WKG_ENB_SECURE_D_1_WKG_ENB_SECURE_FOR_INTR109_MASK  (0x00002000U)
#define CSL_WUGENMPU_WKG_ENB_SECURE_D_1_WKG_ENB_SECURE_FOR_INTR109_SHIFT  (13U)
#define CSL_WUGENMPU_WKG_ENB_SECURE_D_1_WKG_ENB_SECURE_FOR_INTR109_RESETVAL  (0x00000001U)
#define CSL_WUGENMPU_WKG_ENB_SECURE_D_1_WKG_ENB_SECURE_FOR_INTR109_MAX  (0x00000001U)

#define CSL_WUGENMPU_WKG_ENB_SECURE_D_1_WKG_ENB_SECURE_FOR_INTR110_MASK  (0x00004000U)
#define CSL_WUGENMPU_WKG_ENB_SECURE_D_1_WKG_ENB_SECURE_FOR_INTR110_SHIFT  (14U)
#define CSL_WUGENMPU_WKG_ENB_SECURE_D_1_WKG_ENB_SECURE_FOR_INTR110_RESETVAL  (0x00000001U)
#define CSL_WUGENMPU_WKG_ENB_SECURE_D_1_WKG_ENB_SECURE_FOR_INTR110_MAX  (0x00000001U)

#define CSL_WUGENMPU_WKG_ENB_SECURE_D_1_WKG_ENB_SECURE_FOR_INTR111_MASK  (0x00008000U)
#define CSL_WUGENMPU_WKG_ENB_SECURE_D_1_WKG_ENB_SECURE_FOR_INTR111_SHIFT  (15U)
#define CSL_WUGENMPU_WKG_ENB_SECURE_D_1_WKG_ENB_SECURE_FOR_INTR111_RESETVAL  (0x00000001U)
#define CSL_WUGENMPU_WKG_ENB_SECURE_D_1_WKG_ENB_SECURE_FOR_INTR111_MAX  (0x00000001U)

#define CSL_WUGENMPU_WKG_ENB_SECURE_D_1_WKG_ENB_SECURE_FOR_INTR112_MASK  (0x00010000U)
#define CSL_WUGENMPU_WKG_ENB_SECURE_D_1_WKG_ENB_SECURE_FOR_INTR112_SHIFT  (16U)
#define CSL_WUGENMPU_WKG_ENB_SECURE_D_1_WKG_ENB_SECURE_FOR_INTR112_RESETVAL  (0x00000001U)
#define CSL_WUGENMPU_WKG_ENB_SECURE_D_1_WKG_ENB_SECURE_FOR_INTR112_MAX  (0x00000001U)

#define CSL_WUGENMPU_WKG_ENB_SECURE_D_1_WKG_ENB_SECURE_FOR_INTR113_MASK  (0x00020000U)
#define CSL_WUGENMPU_WKG_ENB_SECURE_D_1_WKG_ENB_SECURE_FOR_INTR113_SHIFT  (17U)
#define CSL_WUGENMPU_WKG_ENB_SECURE_D_1_WKG_ENB_SECURE_FOR_INTR113_RESETVAL  (0x00000001U)
#define CSL_WUGENMPU_WKG_ENB_SECURE_D_1_WKG_ENB_SECURE_FOR_INTR113_MAX  (0x00000001U)

#define CSL_WUGENMPU_WKG_ENB_SECURE_D_1_WKG_ENB_SECURE_FOR_INTR114_MASK  (0x00040000U)
#define CSL_WUGENMPU_WKG_ENB_SECURE_D_1_WKG_ENB_SECURE_FOR_INTR114_SHIFT  (18U)
#define CSL_WUGENMPU_WKG_ENB_SECURE_D_1_WKG_ENB_SECURE_FOR_INTR114_RESETVAL  (0x00000001U)
#define CSL_WUGENMPU_WKG_ENB_SECURE_D_1_WKG_ENB_SECURE_FOR_INTR114_MAX  (0x00000001U)

#define CSL_WUGENMPU_WKG_ENB_SECURE_D_1_WKG_ENB_SECURE_FOR_INTR115_MASK  (0x00080000U)
#define CSL_WUGENMPU_WKG_ENB_SECURE_D_1_WKG_ENB_SECURE_FOR_INTR115_SHIFT  (19U)
#define CSL_WUGENMPU_WKG_ENB_SECURE_D_1_WKG_ENB_SECURE_FOR_INTR115_RESETVAL  (0x00000001U)
#define CSL_WUGENMPU_WKG_ENB_SECURE_D_1_WKG_ENB_SECURE_FOR_INTR115_MAX  (0x00000001U)

#define CSL_WUGENMPU_WKG_ENB_SECURE_D_1_WKG_ENB_SECURE_FOR_INTR116_MASK  (0x00100000U)
#define CSL_WUGENMPU_WKG_ENB_SECURE_D_1_WKG_ENB_SECURE_FOR_INTR116_SHIFT  (20U)
#define CSL_WUGENMPU_WKG_ENB_SECURE_D_1_WKG_ENB_SECURE_FOR_INTR116_RESETVAL  (0x00000001U)
#define CSL_WUGENMPU_WKG_ENB_SECURE_D_1_WKG_ENB_SECURE_FOR_INTR116_MAX  (0x00000001U)

#define CSL_WUGENMPU_WKG_ENB_SECURE_D_1_WKG_ENB_SECURE_FOR_INTR117_MASK  (0x00200000U)
#define CSL_WUGENMPU_WKG_ENB_SECURE_D_1_WKG_ENB_SECURE_FOR_INTR117_SHIFT  (21U)
#define CSL_WUGENMPU_WKG_ENB_SECURE_D_1_WKG_ENB_SECURE_FOR_INTR117_RESETVAL  (0x00000001U)
#define CSL_WUGENMPU_WKG_ENB_SECURE_D_1_WKG_ENB_SECURE_FOR_INTR117_MAX  (0x00000001U)

#define CSL_WUGENMPU_WKG_ENB_SECURE_D_1_WKG_ENB_SECURE_FOR_INTR118_MASK  (0x00400000U)
#define CSL_WUGENMPU_WKG_ENB_SECURE_D_1_WKG_ENB_SECURE_FOR_INTR118_SHIFT  (22U)
#define CSL_WUGENMPU_WKG_ENB_SECURE_D_1_WKG_ENB_SECURE_FOR_INTR118_RESETVAL  (0x00000001U)
#define CSL_WUGENMPU_WKG_ENB_SECURE_D_1_WKG_ENB_SECURE_FOR_INTR118_MAX  (0x00000001U)

#define CSL_WUGENMPU_WKG_ENB_SECURE_D_1_WKG_ENB_SECURE_FOR_INTR119_MASK  (0x00800000U)
#define CSL_WUGENMPU_WKG_ENB_SECURE_D_1_WKG_ENB_SECURE_FOR_INTR119_SHIFT  (23U)
#define CSL_WUGENMPU_WKG_ENB_SECURE_D_1_WKG_ENB_SECURE_FOR_INTR119_RESETVAL  (0x00000001U)
#define CSL_WUGENMPU_WKG_ENB_SECURE_D_1_WKG_ENB_SECURE_FOR_INTR119_MAX  (0x00000001U)

#define CSL_WUGENMPU_WKG_ENB_SECURE_D_1_WKG_ENB_SECURE_FOR_INTR120_MASK  (0x01000000U)
#define CSL_WUGENMPU_WKG_ENB_SECURE_D_1_WKG_ENB_SECURE_FOR_INTR120_SHIFT  (24U)
#define CSL_WUGENMPU_WKG_ENB_SECURE_D_1_WKG_ENB_SECURE_FOR_INTR120_RESETVAL  (0x00000001U)
#define CSL_WUGENMPU_WKG_ENB_SECURE_D_1_WKG_ENB_SECURE_FOR_INTR120_MAX  (0x00000001U)

#define CSL_WUGENMPU_WKG_ENB_SECURE_D_1_WKG_ENB_SECURE_FOR_INTR121_MASK  (0x02000000U)
#define CSL_WUGENMPU_WKG_ENB_SECURE_D_1_WKG_ENB_SECURE_FOR_INTR121_SHIFT  (25U)
#define CSL_WUGENMPU_WKG_ENB_SECURE_D_1_WKG_ENB_SECURE_FOR_INTR121_RESETVAL  (0x00000001U)
#define CSL_WUGENMPU_WKG_ENB_SECURE_D_1_WKG_ENB_SECURE_FOR_INTR121_MAX  (0x00000001U)

#define CSL_WUGENMPU_WKG_ENB_SECURE_D_1_WKG_ENB_SECURE_FOR_INTR122_MASK  (0x04000000U)
#define CSL_WUGENMPU_WKG_ENB_SECURE_D_1_WKG_ENB_SECURE_FOR_INTR122_SHIFT  (26U)
#define CSL_WUGENMPU_WKG_ENB_SECURE_D_1_WKG_ENB_SECURE_FOR_INTR122_RESETVAL  (0x00000001U)
#define CSL_WUGENMPU_WKG_ENB_SECURE_D_1_WKG_ENB_SECURE_FOR_INTR122_MAX  (0x00000001U)

#define CSL_WUGENMPU_WKG_ENB_SECURE_D_1_WKG_ENB_SECURE_FOR_INTR123_MASK  (0x08000000U)
#define CSL_WUGENMPU_WKG_ENB_SECURE_D_1_WKG_ENB_SECURE_FOR_INTR123_SHIFT  (27U)
#define CSL_WUGENMPU_WKG_ENB_SECURE_D_1_WKG_ENB_SECURE_FOR_INTR123_RESETVAL  (0x00000001U)
#define CSL_WUGENMPU_WKG_ENB_SECURE_D_1_WKG_ENB_SECURE_FOR_INTR123_MAX  (0x00000001U)

#define CSL_WUGENMPU_WKG_ENB_SECURE_D_1_WKG_ENB_SECURE_FOR_INTR124_MASK  (0x10000000U)
#define CSL_WUGENMPU_WKG_ENB_SECURE_D_1_WKG_ENB_SECURE_FOR_INTR124_SHIFT  (28U)
#define CSL_WUGENMPU_WKG_ENB_SECURE_D_1_WKG_ENB_SECURE_FOR_INTR124_RESETVAL  (0x00000001U)
#define CSL_WUGENMPU_WKG_ENB_SECURE_D_1_WKG_ENB_SECURE_FOR_INTR124_MAX  (0x00000001U)

#define CSL_WUGENMPU_WKG_ENB_SECURE_D_1_WKG_ENB_SECURE_FOR_INTR125_MASK  (0x20000000U)
#define CSL_WUGENMPU_WKG_ENB_SECURE_D_1_WKG_ENB_SECURE_FOR_INTR125_SHIFT  (29U)
#define CSL_WUGENMPU_WKG_ENB_SECURE_D_1_WKG_ENB_SECURE_FOR_INTR125_RESETVAL  (0x00000001U)
#define CSL_WUGENMPU_WKG_ENB_SECURE_D_1_WKG_ENB_SECURE_FOR_INTR125_MAX  (0x00000001U)

#define CSL_WUGENMPU_WKG_ENB_SECURE_D_1_WKG_ENB_SECURE_FOR_INTR126_MASK  (0x40000000U)
#define CSL_WUGENMPU_WKG_ENB_SECURE_D_1_WKG_ENB_SECURE_FOR_INTR126_SHIFT  (30U)
#define CSL_WUGENMPU_WKG_ENB_SECURE_D_1_WKG_ENB_SECURE_FOR_INTR126_RESETVAL  (0x00000001U)
#define CSL_WUGENMPU_WKG_ENB_SECURE_D_1_WKG_ENB_SECURE_FOR_INTR126_MAX  (0x00000001U)

#define CSL_WUGENMPU_WKG_ENB_SECURE_D_1_WKG_ENB_SECURE_FOR_INTR127_MASK  (0x80000000U)
#define CSL_WUGENMPU_WKG_ENB_SECURE_D_1_WKG_ENB_SECURE_FOR_INTR127_SHIFT  (31U)
#define CSL_WUGENMPU_WKG_ENB_SECURE_D_1_WKG_ENB_SECURE_FOR_INTR127_RESETVAL  (0x00000001U)
#define CSL_WUGENMPU_WKG_ENB_SECURE_D_1_WKG_ENB_SECURE_FOR_INTR127_MAX  (0x00000001U)

#define CSL_WUGENMPU_WKG_ENB_SECURE_D_1_RESETVAL                (0xffffffffU)

/* WKG_ENB_SECURE_E_1 */

#define CSL_WUGENMPU_WKG_ENB_SECURE_E_1_WKG_ENB_SECURE_FOR_INTR128_MASK  (0x00000001U)
#define CSL_WUGENMPU_WKG_ENB_SECURE_E_1_WKG_ENB_SECURE_FOR_INTR128_SHIFT  (0U)
#define CSL_WUGENMPU_WKG_ENB_SECURE_E_1_WKG_ENB_SECURE_FOR_INTR128_RESETVAL  (0x00000001U)
#define CSL_WUGENMPU_WKG_ENB_SECURE_E_1_WKG_ENB_SECURE_FOR_INTR128_MAX  (0x00000001U)

#define CSL_WUGENMPU_WKG_ENB_SECURE_E_1_WKG_ENB_SECURE_FOR_INTR129_MASK  (0x00000002U)
#define CSL_WUGENMPU_WKG_ENB_SECURE_E_1_WKG_ENB_SECURE_FOR_INTR129_SHIFT  (1U)
#define CSL_WUGENMPU_WKG_ENB_SECURE_E_1_WKG_ENB_SECURE_FOR_INTR129_RESETVAL  (0x00000001U)
#define CSL_WUGENMPU_WKG_ENB_SECURE_E_1_WKG_ENB_SECURE_FOR_INTR129_MAX  (0x00000001U)

#define CSL_WUGENMPU_WKG_ENB_SECURE_E_1_WKG_ENB_SECURE_FOR_INTR130_MASK  (0x00000004U)
#define CSL_WUGENMPU_WKG_ENB_SECURE_E_1_WKG_ENB_SECURE_FOR_INTR130_SHIFT  (2U)
#define CSL_WUGENMPU_WKG_ENB_SECURE_E_1_WKG_ENB_SECURE_FOR_INTR130_RESETVAL  (0x00000001U)
#define CSL_WUGENMPU_WKG_ENB_SECURE_E_1_WKG_ENB_SECURE_FOR_INTR130_MAX  (0x00000001U)

#define CSL_WUGENMPU_WKG_ENB_SECURE_E_1_WKG_ENB_SECURE_FOR_INTR131_MASK  (0x00000008U)
#define CSL_WUGENMPU_WKG_ENB_SECURE_E_1_WKG_ENB_SECURE_FOR_INTR131_SHIFT  (3U)
#define CSL_WUGENMPU_WKG_ENB_SECURE_E_1_WKG_ENB_SECURE_FOR_INTR131_RESETVAL  (0x00000001U)
#define CSL_WUGENMPU_WKG_ENB_SECURE_E_1_WKG_ENB_SECURE_FOR_INTR131_MAX  (0x00000001U)

#define CSL_WUGENMPU_WKG_ENB_SECURE_E_1_WKG_ENB_SECURE_FOR_INTR132_MASK  (0x00000010U)
#define CSL_WUGENMPU_WKG_ENB_SECURE_E_1_WKG_ENB_SECURE_FOR_INTR132_SHIFT  (4U)
#define CSL_WUGENMPU_WKG_ENB_SECURE_E_1_WKG_ENB_SECURE_FOR_INTR132_RESETVAL  (0x00000001U)
#define CSL_WUGENMPU_WKG_ENB_SECURE_E_1_WKG_ENB_SECURE_FOR_INTR132_MAX  (0x00000001U)

#define CSL_WUGENMPU_WKG_ENB_SECURE_E_1_WKG_ENB_SECURE_FOR_INTR133_MASK  (0x00000020U)
#define CSL_WUGENMPU_WKG_ENB_SECURE_E_1_WKG_ENB_SECURE_FOR_INTR133_SHIFT  (5U)
#define CSL_WUGENMPU_WKG_ENB_SECURE_E_1_WKG_ENB_SECURE_FOR_INTR133_RESETVAL  (0x00000001U)
#define CSL_WUGENMPU_WKG_ENB_SECURE_E_1_WKG_ENB_SECURE_FOR_INTR133_MAX  (0x00000001U)

#define CSL_WUGENMPU_WKG_ENB_SECURE_E_1_WKG_ENB_SECURE_FOR_INTR134_MASK  (0x00000040U)
#define CSL_WUGENMPU_WKG_ENB_SECURE_E_1_WKG_ENB_SECURE_FOR_INTR134_SHIFT  (6U)
#define CSL_WUGENMPU_WKG_ENB_SECURE_E_1_WKG_ENB_SECURE_FOR_INTR134_RESETVAL  (0x00000001U)
#define CSL_WUGENMPU_WKG_ENB_SECURE_E_1_WKG_ENB_SECURE_FOR_INTR134_MAX  (0x00000001U)

#define CSL_WUGENMPU_WKG_ENB_SECURE_E_1_WKG_ENB_SECURE_FOR_INTR135_MASK  (0x00000080U)
#define CSL_WUGENMPU_WKG_ENB_SECURE_E_1_WKG_ENB_SECURE_FOR_INTR135_SHIFT  (7U)
#define CSL_WUGENMPU_WKG_ENB_SECURE_E_1_WKG_ENB_SECURE_FOR_INTR135_RESETVAL  (0x00000001U)
#define CSL_WUGENMPU_WKG_ENB_SECURE_E_1_WKG_ENB_SECURE_FOR_INTR135_MAX  (0x00000001U)

#define CSL_WUGENMPU_WKG_ENB_SECURE_E_1_WKG_ENB_SECURE_FOR_INTR136_MASK  (0x00000100U)
#define CSL_WUGENMPU_WKG_ENB_SECURE_E_1_WKG_ENB_SECURE_FOR_INTR136_SHIFT  (8U)
#define CSL_WUGENMPU_WKG_ENB_SECURE_E_1_WKG_ENB_SECURE_FOR_INTR136_RESETVAL  (0x00000001U)
#define CSL_WUGENMPU_WKG_ENB_SECURE_E_1_WKG_ENB_SECURE_FOR_INTR136_MAX  (0x00000001U)

#define CSL_WUGENMPU_WKG_ENB_SECURE_E_1_WKG_ENB_SECURE_FOR_INTR137_MASK  (0x00000200U)
#define CSL_WUGENMPU_WKG_ENB_SECURE_E_1_WKG_ENB_SECURE_FOR_INTR137_SHIFT  (9U)
#define CSL_WUGENMPU_WKG_ENB_SECURE_E_1_WKG_ENB_SECURE_FOR_INTR137_RESETVAL  (0x00000001U)
#define CSL_WUGENMPU_WKG_ENB_SECURE_E_1_WKG_ENB_SECURE_FOR_INTR137_MAX  (0x00000001U)

#define CSL_WUGENMPU_WKG_ENB_SECURE_E_1_WKG_ENB_SECURE_FOR_INTR138_MASK  (0x00000400U)
#define CSL_WUGENMPU_WKG_ENB_SECURE_E_1_WKG_ENB_SECURE_FOR_INTR138_SHIFT  (10U)
#define CSL_WUGENMPU_WKG_ENB_SECURE_E_1_WKG_ENB_SECURE_FOR_INTR138_RESETVAL  (0x00000001U)
#define CSL_WUGENMPU_WKG_ENB_SECURE_E_1_WKG_ENB_SECURE_FOR_INTR138_MAX  (0x00000001U)

#define CSL_WUGENMPU_WKG_ENB_SECURE_E_1_WKG_ENB_SECURE_FOR_INTR139_MASK  (0x00000800U)
#define CSL_WUGENMPU_WKG_ENB_SECURE_E_1_WKG_ENB_SECURE_FOR_INTR139_SHIFT  (11U)
#define CSL_WUGENMPU_WKG_ENB_SECURE_E_1_WKG_ENB_SECURE_FOR_INTR139_RESETVAL  (0x00000001U)
#define CSL_WUGENMPU_WKG_ENB_SECURE_E_1_WKG_ENB_SECURE_FOR_INTR139_MAX  (0x00000001U)

#define CSL_WUGENMPU_WKG_ENB_SECURE_E_1_WKG_ENB_SECURE_FOR_INTR140_MASK  (0x00001000U)
#define CSL_WUGENMPU_WKG_ENB_SECURE_E_1_WKG_ENB_SECURE_FOR_INTR140_SHIFT  (12U)
#define CSL_WUGENMPU_WKG_ENB_SECURE_E_1_WKG_ENB_SECURE_FOR_INTR140_RESETVAL  (0x00000001U)
#define CSL_WUGENMPU_WKG_ENB_SECURE_E_1_WKG_ENB_SECURE_FOR_INTR140_MAX  (0x00000001U)

#define CSL_WUGENMPU_WKG_ENB_SECURE_E_1_WKG_ENB_SECURE_FOR_INTR141_MASK  (0x00002000U)
#define CSL_WUGENMPU_WKG_ENB_SECURE_E_1_WKG_ENB_SECURE_FOR_INTR141_SHIFT  (13U)
#define CSL_WUGENMPU_WKG_ENB_SECURE_E_1_WKG_ENB_SECURE_FOR_INTR141_RESETVAL  (0x00000001U)
#define CSL_WUGENMPU_WKG_ENB_SECURE_E_1_WKG_ENB_SECURE_FOR_INTR141_MAX  (0x00000001U)

#define CSL_WUGENMPU_WKG_ENB_SECURE_E_1_WKG_ENB_SECURE_FOR_INTR142_MASK  (0x00004000U)
#define CSL_WUGENMPU_WKG_ENB_SECURE_E_1_WKG_ENB_SECURE_FOR_INTR142_SHIFT  (14U)
#define CSL_WUGENMPU_WKG_ENB_SECURE_E_1_WKG_ENB_SECURE_FOR_INTR142_RESETVAL  (0x00000001U)
#define CSL_WUGENMPU_WKG_ENB_SECURE_E_1_WKG_ENB_SECURE_FOR_INTR142_MAX  (0x00000001U)

#define CSL_WUGENMPU_WKG_ENB_SECURE_E_1_WKG_ENB_SECURE_FOR_INTR143_MASK  (0x00008000U)
#define CSL_WUGENMPU_WKG_ENB_SECURE_E_1_WKG_ENB_SECURE_FOR_INTR143_SHIFT  (15U)
#define CSL_WUGENMPU_WKG_ENB_SECURE_E_1_WKG_ENB_SECURE_FOR_INTR143_RESETVAL  (0x00000001U)
#define CSL_WUGENMPU_WKG_ENB_SECURE_E_1_WKG_ENB_SECURE_FOR_INTR143_MAX  (0x00000001U)

#define CSL_WUGENMPU_WKG_ENB_SECURE_E_1_WKG_ENB_SECURE_FOR_INTR144_MASK  (0x00010000U)
#define CSL_WUGENMPU_WKG_ENB_SECURE_E_1_WKG_ENB_SECURE_FOR_INTR144_SHIFT  (16U)
#define CSL_WUGENMPU_WKG_ENB_SECURE_E_1_WKG_ENB_SECURE_FOR_INTR144_RESETVAL  (0x00000001U)
#define CSL_WUGENMPU_WKG_ENB_SECURE_E_1_WKG_ENB_SECURE_FOR_INTR144_MAX  (0x00000001U)

#define CSL_WUGENMPU_WKG_ENB_SECURE_E_1_WKG_ENB_SECURE_FOR_INTR145_MASK  (0x00020000U)
#define CSL_WUGENMPU_WKG_ENB_SECURE_E_1_WKG_ENB_SECURE_FOR_INTR145_SHIFT  (17U)
#define CSL_WUGENMPU_WKG_ENB_SECURE_E_1_WKG_ENB_SECURE_FOR_INTR145_RESETVAL  (0x00000001U)
#define CSL_WUGENMPU_WKG_ENB_SECURE_E_1_WKG_ENB_SECURE_FOR_INTR145_MAX  (0x00000001U)

#define CSL_WUGENMPU_WKG_ENB_SECURE_E_1_WKG_ENB_SECURE_FOR_INTR146_MASK  (0x00040000U)
#define CSL_WUGENMPU_WKG_ENB_SECURE_E_1_WKG_ENB_SECURE_FOR_INTR146_SHIFT  (18U)
#define CSL_WUGENMPU_WKG_ENB_SECURE_E_1_WKG_ENB_SECURE_FOR_INTR146_RESETVAL  (0x00000001U)
#define CSL_WUGENMPU_WKG_ENB_SECURE_E_1_WKG_ENB_SECURE_FOR_INTR146_MAX  (0x00000001U)

#define CSL_WUGENMPU_WKG_ENB_SECURE_E_1_WKG_ENB_SECURE_FOR_INTR147_MASK  (0x00080000U)
#define CSL_WUGENMPU_WKG_ENB_SECURE_E_1_WKG_ENB_SECURE_FOR_INTR147_SHIFT  (19U)
#define CSL_WUGENMPU_WKG_ENB_SECURE_E_1_WKG_ENB_SECURE_FOR_INTR147_RESETVAL  (0x00000001U)
#define CSL_WUGENMPU_WKG_ENB_SECURE_E_1_WKG_ENB_SECURE_FOR_INTR147_MAX  (0x00000001U)

#define CSL_WUGENMPU_WKG_ENB_SECURE_E_1_WKG_ENB_SECURE_FOR_INTR148_MASK  (0x00100000U)
#define CSL_WUGENMPU_WKG_ENB_SECURE_E_1_WKG_ENB_SECURE_FOR_INTR148_SHIFT  (20U)
#define CSL_WUGENMPU_WKG_ENB_SECURE_E_1_WKG_ENB_SECURE_FOR_INTR148_RESETVAL  (0x00000001U)
#define CSL_WUGENMPU_WKG_ENB_SECURE_E_1_WKG_ENB_SECURE_FOR_INTR148_MAX  (0x00000001U)

#define CSL_WUGENMPU_WKG_ENB_SECURE_E_1_WKG_ENB_SECURE_FOR_INTR149_MASK  (0x00200000U)
#define CSL_WUGENMPU_WKG_ENB_SECURE_E_1_WKG_ENB_SECURE_FOR_INTR149_SHIFT  (21U)
#define CSL_WUGENMPU_WKG_ENB_SECURE_E_1_WKG_ENB_SECURE_FOR_INTR149_RESETVAL  (0x00000001U)
#define CSL_WUGENMPU_WKG_ENB_SECURE_E_1_WKG_ENB_SECURE_FOR_INTR149_MAX  (0x00000001U)

#define CSL_WUGENMPU_WKG_ENB_SECURE_E_1_WKG_ENB_SECURE_FOR_INTR150_MASK  (0x00400000U)
#define CSL_WUGENMPU_WKG_ENB_SECURE_E_1_WKG_ENB_SECURE_FOR_INTR150_SHIFT  (22U)
#define CSL_WUGENMPU_WKG_ENB_SECURE_E_1_WKG_ENB_SECURE_FOR_INTR150_RESETVAL  (0x00000001U)
#define CSL_WUGENMPU_WKG_ENB_SECURE_E_1_WKG_ENB_SECURE_FOR_INTR150_MAX  (0x00000001U)

#define CSL_WUGENMPU_WKG_ENB_SECURE_E_1_WKG_ENB_SECURE_FOR_INTR151_MASK  (0x00800000U)
#define CSL_WUGENMPU_WKG_ENB_SECURE_E_1_WKG_ENB_SECURE_FOR_INTR151_SHIFT  (23U)
#define CSL_WUGENMPU_WKG_ENB_SECURE_E_1_WKG_ENB_SECURE_FOR_INTR151_RESETVAL  (0x00000001U)
#define CSL_WUGENMPU_WKG_ENB_SECURE_E_1_WKG_ENB_SECURE_FOR_INTR151_MAX  (0x00000001U)

#define CSL_WUGENMPU_WKG_ENB_SECURE_E_1_WKG_ENB_SECURE_FOR_INTR152_MASK  (0x01000000U)
#define CSL_WUGENMPU_WKG_ENB_SECURE_E_1_WKG_ENB_SECURE_FOR_INTR152_SHIFT  (24U)
#define CSL_WUGENMPU_WKG_ENB_SECURE_E_1_WKG_ENB_SECURE_FOR_INTR152_RESETVAL  (0x00000001U)
#define CSL_WUGENMPU_WKG_ENB_SECURE_E_1_WKG_ENB_SECURE_FOR_INTR152_MAX  (0x00000001U)

#define CSL_WUGENMPU_WKG_ENB_SECURE_E_1_WKG_ENB_SECURE_FOR_INTR153_MASK  (0x02000000U)
#define CSL_WUGENMPU_WKG_ENB_SECURE_E_1_WKG_ENB_SECURE_FOR_INTR153_SHIFT  (25U)
#define CSL_WUGENMPU_WKG_ENB_SECURE_E_1_WKG_ENB_SECURE_FOR_INTR153_RESETVAL  (0x00000001U)
#define CSL_WUGENMPU_WKG_ENB_SECURE_E_1_WKG_ENB_SECURE_FOR_INTR153_MAX  (0x00000001U)

#define CSL_WUGENMPU_WKG_ENB_SECURE_E_1_WKG_ENB_SECURE_FOR_INTR154_MASK  (0x04000000U)
#define CSL_WUGENMPU_WKG_ENB_SECURE_E_1_WKG_ENB_SECURE_FOR_INTR154_SHIFT  (26U)
#define CSL_WUGENMPU_WKG_ENB_SECURE_E_1_WKG_ENB_SECURE_FOR_INTR154_RESETVAL  (0x00000001U)
#define CSL_WUGENMPU_WKG_ENB_SECURE_E_1_WKG_ENB_SECURE_FOR_INTR154_MAX  (0x00000001U)

#define CSL_WUGENMPU_WKG_ENB_SECURE_E_1_WKG_ENB_SECURE_FOR_INTR155_MASK  (0x08000000U)
#define CSL_WUGENMPU_WKG_ENB_SECURE_E_1_WKG_ENB_SECURE_FOR_INTR155_SHIFT  (27U)
#define CSL_WUGENMPU_WKG_ENB_SECURE_E_1_WKG_ENB_SECURE_FOR_INTR155_RESETVAL  (0x00000001U)
#define CSL_WUGENMPU_WKG_ENB_SECURE_E_1_WKG_ENB_SECURE_FOR_INTR155_MAX  (0x00000001U)

#define CSL_WUGENMPU_WKG_ENB_SECURE_E_1_WKG_ENB_SECURE_FOR_INTR156_MASK  (0x10000000U)
#define CSL_WUGENMPU_WKG_ENB_SECURE_E_1_WKG_ENB_SECURE_FOR_INTR156_SHIFT  (28U)
#define CSL_WUGENMPU_WKG_ENB_SECURE_E_1_WKG_ENB_SECURE_FOR_INTR156_RESETVAL  (0x00000001U)
#define CSL_WUGENMPU_WKG_ENB_SECURE_E_1_WKG_ENB_SECURE_FOR_INTR156_MAX  (0x00000001U)

#define CSL_WUGENMPU_WKG_ENB_SECURE_E_1_WKG_ENB_SECURE_FOR_INTR157_MASK  (0x20000000U)
#define CSL_WUGENMPU_WKG_ENB_SECURE_E_1_WKG_ENB_SECURE_FOR_INTR157_SHIFT  (29U)
#define CSL_WUGENMPU_WKG_ENB_SECURE_E_1_WKG_ENB_SECURE_FOR_INTR157_RESETVAL  (0x00000001U)
#define CSL_WUGENMPU_WKG_ENB_SECURE_E_1_WKG_ENB_SECURE_FOR_INTR157_MAX  (0x00000001U)

#define CSL_WUGENMPU_WKG_ENB_SECURE_E_1_WKG_ENB_SECURE_FOR_INTR158_MASK  (0x40000000U)
#define CSL_WUGENMPU_WKG_ENB_SECURE_E_1_WKG_ENB_SECURE_FOR_INTR158_SHIFT  (30U)
#define CSL_WUGENMPU_WKG_ENB_SECURE_E_1_WKG_ENB_SECURE_FOR_INTR158_RESETVAL  (0x00000001U)
#define CSL_WUGENMPU_WKG_ENB_SECURE_E_1_WKG_ENB_SECURE_FOR_INTR158_MAX  (0x00000001U)

#define CSL_WUGENMPU_WKG_ENB_SECURE_E_1_WKG_ENB_SECURE_FOR_INTR159_MASK  (0x80000000U)
#define CSL_WUGENMPU_WKG_ENB_SECURE_E_1_WKG_ENB_SECURE_FOR_INTR159_SHIFT  (31U)
#define CSL_WUGENMPU_WKG_ENB_SECURE_E_1_WKG_ENB_SECURE_FOR_INTR159_RESETVAL  (0x00000001U)
#define CSL_WUGENMPU_WKG_ENB_SECURE_E_1_WKG_ENB_SECURE_FOR_INTR159_MAX  (0x00000001U)

#define CSL_WUGENMPU_WKG_ENB_SECURE_E_1_RESETVAL                (0xffffffffU)

/* AUX_CORE_BOOT_0 */

#define CSL_WUGENMPU_AUX_CORE_BOOT_0_AUX_CORE_BOOT_0_MASK       (0xFFFFFFFFU)
#define CSL_WUGENMPU_AUX_CORE_BOOT_0_AUX_CORE_BOOT_0_SHIFT      (0U)
#define CSL_WUGENMPU_AUX_CORE_BOOT_0_AUX_CORE_BOOT_0_RESETVAL   (0x00000000U)
#define CSL_WUGENMPU_AUX_CORE_BOOT_0_AUX_CORE_BOOT_0_MAX        (0xffffffffU)

#define CSL_WUGENMPU_AUX_CORE_BOOT_0_RESETVAL                   (0x00000000U)

/* AUX_CORE_BOOT_1 */

#define CSL_WUGENMPU_AUX_CORE_BOOT_1_AUX_CORE_BOOT_1_MASK       (0xFFFFFFFFU)
#define CSL_WUGENMPU_AUX_CORE_BOOT_1_AUX_CORE_BOOT_1_SHIFT      (0U)
#define CSL_WUGENMPU_AUX_CORE_BOOT_1_AUX_CORE_BOOT_1_RESETVAL   (0x00000000U)
#define CSL_WUGENMPU_AUX_CORE_BOOT_1_AUX_CORE_BOOT_1_MAX        (0xffffffffU)

#define CSL_WUGENMPU_AUX_CORE_BOOT_1_RESETVAL                   (0x00000000U)

/* STM_HWEVENTS_INV */

#define CSL_WUGENMPU_STM_HWEVENTS_INV_STM_HWEVENT_INV_0_MASK    (0x00000001U)
#define CSL_WUGENMPU_STM_HWEVENTS_INV_STM_HWEVENT_INV_0_SHIFT   (0U)
#define CSL_WUGENMPU_STM_HWEVENTS_INV_STM_HWEVENT_INV_0_RESETVAL  (0x00000000U)
#define CSL_WUGENMPU_STM_HWEVENTS_INV_STM_HWEVENT_INV_0_MAX     (0x00000001U)

#define CSL_WUGENMPU_STM_HWEVENTS_INV_STM_HWEVENT_INV_1_MASK    (0x00000002U)
#define CSL_WUGENMPU_STM_HWEVENTS_INV_STM_HWEVENT_INV_1_SHIFT   (1U)
#define CSL_WUGENMPU_STM_HWEVENTS_INV_STM_HWEVENT_INV_1_RESETVAL  (0x00000000U)
#define CSL_WUGENMPU_STM_HWEVENTS_INV_STM_HWEVENT_INV_1_MAX     (0x00000001U)

#define CSL_WUGENMPU_STM_HWEVENTS_INV_STM_HWEVENT_INV_2_MASK    (0x00000004U)
#define CSL_WUGENMPU_STM_HWEVENTS_INV_STM_HWEVENT_INV_2_SHIFT   (2U)
#define CSL_WUGENMPU_STM_HWEVENTS_INV_STM_HWEVENT_INV_2_RESETVAL  (0x00000000U)
#define CSL_WUGENMPU_STM_HWEVENTS_INV_STM_HWEVENT_INV_2_MAX     (0x00000001U)

#define CSL_WUGENMPU_STM_HWEVENTS_INV_STM_HWEVENT_INV_3_MASK    (0x00000008U)
#define CSL_WUGENMPU_STM_HWEVENTS_INV_STM_HWEVENT_INV_3_SHIFT   (3U)
#define CSL_WUGENMPU_STM_HWEVENTS_INV_STM_HWEVENT_INV_3_RESETVAL  (0x00000000U)
#define CSL_WUGENMPU_STM_HWEVENTS_INV_STM_HWEVENT_INV_3_MAX     (0x00000001U)

#define CSL_WUGENMPU_STM_HWEVENTS_INV_STM_HWEVENT_INV_4_MASK    (0x00000010U)
#define CSL_WUGENMPU_STM_HWEVENTS_INV_STM_HWEVENT_INV_4_SHIFT   (4U)
#define CSL_WUGENMPU_STM_HWEVENTS_INV_STM_HWEVENT_INV_4_RESETVAL  (0x00000000U)
#define CSL_WUGENMPU_STM_HWEVENTS_INV_STM_HWEVENT_INV_4_MAX     (0x00000001U)

#define CSL_WUGENMPU_STM_HWEVENTS_INV_STM_HWEVENT_INV_5_MASK    (0x00000020U)
#define CSL_WUGENMPU_STM_HWEVENTS_INV_STM_HWEVENT_INV_5_SHIFT   (5U)
#define CSL_WUGENMPU_STM_HWEVENTS_INV_STM_HWEVENT_INV_5_RESETVAL  (0x00000000U)
#define CSL_WUGENMPU_STM_HWEVENTS_INV_STM_HWEVENT_INV_5_MAX     (0x00000001U)

#define CSL_WUGENMPU_STM_HWEVENTS_INV_STM_HWEVENT_INV_6_MASK    (0x00000040U)
#define CSL_WUGENMPU_STM_HWEVENTS_INV_STM_HWEVENT_INV_6_SHIFT   (6U)
#define CSL_WUGENMPU_STM_HWEVENTS_INV_STM_HWEVENT_INV_6_RESETVAL  (0x00000000U)
#define CSL_WUGENMPU_STM_HWEVENTS_INV_STM_HWEVENT_INV_6_MAX     (0x00000001U)

#define CSL_WUGENMPU_STM_HWEVENTS_INV_STM_HWEVENT_INV_7_MASK    (0x00000080U)
#define CSL_WUGENMPU_STM_HWEVENTS_INV_STM_HWEVENT_INV_7_SHIFT   (7U)
#define CSL_WUGENMPU_STM_HWEVENTS_INV_STM_HWEVENT_INV_7_RESETVAL  (0x00000000U)
#define CSL_WUGENMPU_STM_HWEVENTS_INV_STM_HWEVENT_INV_7_MAX     (0x00000001U)

#define CSL_WUGENMPU_STM_HWEVENTS_INV_STM_HWEVENT_INV_8_MASK    (0x00000100U)
#define CSL_WUGENMPU_STM_HWEVENTS_INV_STM_HWEVENT_INV_8_SHIFT   (8U)
#define CSL_WUGENMPU_STM_HWEVENTS_INV_STM_HWEVENT_INV_8_RESETVAL  (0x00000000U)
#define CSL_WUGENMPU_STM_HWEVENTS_INV_STM_HWEVENT_INV_8_MAX     (0x00000001U)

#define CSL_WUGENMPU_STM_HWEVENTS_INV_STM_HWEVENT_INV_9_MASK    (0x00000200U)
#define CSL_WUGENMPU_STM_HWEVENTS_INV_STM_HWEVENT_INV_9_SHIFT   (9U)
#define CSL_WUGENMPU_STM_HWEVENTS_INV_STM_HWEVENT_INV_9_RESETVAL  (0x00000000U)
#define CSL_WUGENMPU_STM_HWEVENTS_INV_STM_HWEVENT_INV_9_MAX     (0x00000001U)

#define CSL_WUGENMPU_STM_HWEVENTS_INV_STM_HWEVENT_INV_10_MASK   (0x00000400U)
#define CSL_WUGENMPU_STM_HWEVENTS_INV_STM_HWEVENT_INV_10_SHIFT  (10U)
#define CSL_WUGENMPU_STM_HWEVENTS_INV_STM_HWEVENT_INV_10_RESETVAL  (0x00000000U)
#define CSL_WUGENMPU_STM_HWEVENTS_INV_STM_HWEVENT_INV_10_MAX    (0x00000001U)

#define CSL_WUGENMPU_STM_HWEVENTS_INV_STM_HWEVENT_INV_11_MASK   (0x00000800U)
#define CSL_WUGENMPU_STM_HWEVENTS_INV_STM_HWEVENT_INV_11_SHIFT  (11U)
#define CSL_WUGENMPU_STM_HWEVENTS_INV_STM_HWEVENT_INV_11_RESETVAL  (0x00000000U)
#define CSL_WUGENMPU_STM_HWEVENTS_INV_STM_HWEVENT_INV_11_MAX    (0x00000001U)

#define CSL_WUGENMPU_STM_HWEVENTS_INV_STM_HWEVENT_INV_12_MASK   (0x00001000U)
#define CSL_WUGENMPU_STM_HWEVENTS_INV_STM_HWEVENT_INV_12_SHIFT  (12U)
#define CSL_WUGENMPU_STM_HWEVENTS_INV_STM_HWEVENT_INV_12_RESETVAL  (0x00000000U)
#define CSL_WUGENMPU_STM_HWEVENTS_INV_STM_HWEVENT_INV_12_MAX    (0x00000001U)

#define CSL_WUGENMPU_STM_HWEVENTS_INV_STM_HWEVENT_INV_13_MASK   (0x00002000U)
#define CSL_WUGENMPU_STM_HWEVENTS_INV_STM_HWEVENT_INV_13_SHIFT  (13U)
#define CSL_WUGENMPU_STM_HWEVENTS_INV_STM_HWEVENT_INV_13_RESETVAL  (0x00000000U)
#define CSL_WUGENMPU_STM_HWEVENTS_INV_STM_HWEVENT_INV_13_MAX    (0x00000001U)

#define CSL_WUGENMPU_STM_HWEVENTS_INV_STM_HWEVENT_INV_14_MASK   (0x00004000U)
#define CSL_WUGENMPU_STM_HWEVENTS_INV_STM_HWEVENT_INV_14_SHIFT  (14U)
#define CSL_WUGENMPU_STM_HWEVENTS_INV_STM_HWEVENT_INV_14_RESETVAL  (0x00000000U)
#define CSL_WUGENMPU_STM_HWEVENTS_INV_STM_HWEVENT_INV_14_MAX    (0x00000001U)

#define CSL_WUGENMPU_STM_HWEVENTS_INV_STM_HWEVENT_INV_15_MASK   (0x00008000U)
#define CSL_WUGENMPU_STM_HWEVENTS_INV_STM_HWEVENT_INV_15_SHIFT  (15U)
#define CSL_WUGENMPU_STM_HWEVENTS_INV_STM_HWEVENT_INV_15_RESETVAL  (0x00000000U)
#define CSL_WUGENMPU_STM_HWEVENTS_INV_STM_HWEVENT_INV_15_MAX    (0x00000001U)

#define CSL_WUGENMPU_STM_HWEVENTS_INV_STM_HWEVENT_INV_16_MASK   (0x00010000U)
#define CSL_WUGENMPU_STM_HWEVENTS_INV_STM_HWEVENT_INV_16_SHIFT  (16U)
#define CSL_WUGENMPU_STM_HWEVENTS_INV_STM_HWEVENT_INV_16_RESETVAL  (0x00000000U)
#define CSL_WUGENMPU_STM_HWEVENTS_INV_STM_HWEVENT_INV_16_MAX    (0x00000001U)

#define CSL_WUGENMPU_STM_HWEVENTS_INV_STM_HWEVENT_INV_17_MASK   (0x00020000U)
#define CSL_WUGENMPU_STM_HWEVENTS_INV_STM_HWEVENT_INV_17_SHIFT  (17U)
#define CSL_WUGENMPU_STM_HWEVENTS_INV_STM_HWEVENT_INV_17_RESETVAL  (0x00000000U)
#define CSL_WUGENMPU_STM_HWEVENTS_INV_STM_HWEVENT_INV_17_MAX    (0x00000001U)

#define CSL_WUGENMPU_STM_HWEVENTS_INV_STM_HWEVENT_INV_18_MASK   (0x00040000U)
#define CSL_WUGENMPU_STM_HWEVENTS_INV_STM_HWEVENT_INV_18_SHIFT  (18U)
#define CSL_WUGENMPU_STM_HWEVENTS_INV_STM_HWEVENT_INV_18_RESETVAL  (0x00000000U)
#define CSL_WUGENMPU_STM_HWEVENTS_INV_STM_HWEVENT_INV_18_MAX    (0x00000001U)

#define CSL_WUGENMPU_STM_HWEVENTS_INV_STM_HWEVENT_INV_19_MASK   (0x00080000U)
#define CSL_WUGENMPU_STM_HWEVENTS_INV_STM_HWEVENT_INV_19_SHIFT  (19U)
#define CSL_WUGENMPU_STM_HWEVENTS_INV_STM_HWEVENT_INV_19_RESETVAL  (0x00000000U)
#define CSL_WUGENMPU_STM_HWEVENTS_INV_STM_HWEVENT_INV_19_MAX    (0x00000001U)

#define CSL_WUGENMPU_STM_HWEVENTS_INV_STM_HWEVENT_INV_20_MASK   (0x00100000U)
#define CSL_WUGENMPU_STM_HWEVENTS_INV_STM_HWEVENT_INV_20_SHIFT  (20U)
#define CSL_WUGENMPU_STM_HWEVENTS_INV_STM_HWEVENT_INV_20_RESETVAL  (0x00000000U)
#define CSL_WUGENMPU_STM_HWEVENTS_INV_STM_HWEVENT_INV_20_MAX    (0x00000001U)

#define CSL_WUGENMPU_STM_HWEVENTS_INV_STM_HWEVENT_INV_21_MASK   (0x00200000U)
#define CSL_WUGENMPU_STM_HWEVENTS_INV_STM_HWEVENT_INV_21_SHIFT  (21U)
#define CSL_WUGENMPU_STM_HWEVENTS_INV_STM_HWEVENT_INV_21_RESETVAL  (0x00000000U)
#define CSL_WUGENMPU_STM_HWEVENTS_INV_STM_HWEVENT_INV_21_MAX    (0x00000001U)

#define CSL_WUGENMPU_STM_HWEVENTS_INV_STM_HWEVENT_INV_22_MASK   (0x00400000U)
#define CSL_WUGENMPU_STM_HWEVENTS_INV_STM_HWEVENT_INV_22_SHIFT  (22U)
#define CSL_WUGENMPU_STM_HWEVENTS_INV_STM_HWEVENT_INV_22_RESETVAL  (0x00000000U)
#define CSL_WUGENMPU_STM_HWEVENTS_INV_STM_HWEVENT_INV_22_MAX    (0x00000001U)

#define CSL_WUGENMPU_STM_HWEVENTS_INV_STM_HWEVENT_INV_23_MASK   (0x00800000U)
#define CSL_WUGENMPU_STM_HWEVENTS_INV_STM_HWEVENT_INV_23_SHIFT  (23U)
#define CSL_WUGENMPU_STM_HWEVENTS_INV_STM_HWEVENT_INV_23_RESETVAL  (0x00000000U)
#define CSL_WUGENMPU_STM_HWEVENTS_INV_STM_HWEVENT_INV_23_MAX    (0x00000001U)

#define CSL_WUGENMPU_STM_HWEVENTS_INV_STM_HWEVENT_INV_24_MASK   (0x01000000U)
#define CSL_WUGENMPU_STM_HWEVENTS_INV_STM_HWEVENT_INV_24_SHIFT  (24U)
#define CSL_WUGENMPU_STM_HWEVENTS_INV_STM_HWEVENT_INV_24_RESETVAL  (0x00000000U)
#define CSL_WUGENMPU_STM_HWEVENTS_INV_STM_HWEVENT_INV_24_MAX    (0x00000001U)

#define CSL_WUGENMPU_STM_HWEVENTS_INV_STM_HWEVENT_INV_25_MASK   (0x02000000U)
#define CSL_WUGENMPU_STM_HWEVENTS_INV_STM_HWEVENT_INV_25_SHIFT  (25U)
#define CSL_WUGENMPU_STM_HWEVENTS_INV_STM_HWEVENT_INV_25_RESETVAL  (0x00000000U)
#define CSL_WUGENMPU_STM_HWEVENTS_INV_STM_HWEVENT_INV_25_MAX    (0x00000001U)

#define CSL_WUGENMPU_STM_HWEVENTS_INV_STM_HWEVENT_INV_26_MASK   (0x04000000U)
#define CSL_WUGENMPU_STM_HWEVENTS_INV_STM_HWEVENT_INV_26_SHIFT  (26U)
#define CSL_WUGENMPU_STM_HWEVENTS_INV_STM_HWEVENT_INV_26_RESETVAL  (0x00000000U)
#define CSL_WUGENMPU_STM_HWEVENTS_INV_STM_HWEVENT_INV_26_MAX    (0x00000001U)

#define CSL_WUGENMPU_STM_HWEVENTS_INV_STM_HWEVENT_INV_27_MASK   (0x08000000U)
#define CSL_WUGENMPU_STM_HWEVENTS_INV_STM_HWEVENT_INV_27_SHIFT  (27U)
#define CSL_WUGENMPU_STM_HWEVENTS_INV_STM_HWEVENT_INV_27_RESETVAL  (0x00000000U)
#define CSL_WUGENMPU_STM_HWEVENTS_INV_STM_HWEVENT_INV_27_MAX    (0x00000001U)

#define CSL_WUGENMPU_STM_HWEVENTS_INV_STM_HWEVENT_INV_28_MASK   (0x10000000U)
#define CSL_WUGENMPU_STM_HWEVENTS_INV_STM_HWEVENT_INV_28_SHIFT  (28U)
#define CSL_WUGENMPU_STM_HWEVENTS_INV_STM_HWEVENT_INV_28_RESETVAL  (0x00000000U)
#define CSL_WUGENMPU_STM_HWEVENTS_INV_STM_HWEVENT_INV_28_MAX    (0x00000001U)

#define CSL_WUGENMPU_STM_HWEVENTS_INV_STM_HWEVENT_INV_29_MASK   (0x20000000U)
#define CSL_WUGENMPU_STM_HWEVENTS_INV_STM_HWEVENT_INV_29_SHIFT  (29U)
#define CSL_WUGENMPU_STM_HWEVENTS_INV_STM_HWEVENT_INV_29_RESETVAL  (0x00000000U)
#define CSL_WUGENMPU_STM_HWEVENTS_INV_STM_HWEVENT_INV_29_MAX    (0x00000001U)

#define CSL_WUGENMPU_STM_HWEVENTS_INV_STM_HWEVENT_INV_30_MASK   (0x40000000U)
#define CSL_WUGENMPU_STM_HWEVENTS_INV_STM_HWEVENT_INV_30_SHIFT  (30U)
#define CSL_WUGENMPU_STM_HWEVENTS_INV_STM_HWEVENT_INV_30_RESETVAL  (0x00000000U)
#define CSL_WUGENMPU_STM_HWEVENTS_INV_STM_HWEVENT_INV_30_MAX    (0x00000001U)

#define CSL_WUGENMPU_STM_HWEVENTS_INV_STM_HWEVENT_INV_31_MASK   (0x80000000U)
#define CSL_WUGENMPU_STM_HWEVENTS_INV_STM_HWEVENT_INV_31_SHIFT  (31U)
#define CSL_WUGENMPU_STM_HWEVENTS_INV_STM_HWEVENT_INV_31_RESETVAL  (0x00000000U)
#define CSL_WUGENMPU_STM_HWEVENTS_INV_STM_HWEVENT_INV_31_MAX    (0x00000001U)

#define CSL_WUGENMPU_STM_HWEVENTS_INV_RESETVAL                  (0x00000000U)

/* AMBA_IF_MODE */

#define CSL_WUGENMPU_AMBA_IF_MODE_SBD_MASK                      (0x00000001U)
#define CSL_WUGENMPU_AMBA_IF_MODE_SBD_SHIFT                     (0U)
#define CSL_WUGENMPU_AMBA_IF_MODE_SBD_RESETVAL                  (0x00000001U)
#define CSL_WUGENMPU_AMBA_IF_MODE_SBD_MAX                       (0x00000001U)

#define CSL_WUGENMPU_AMBA_IF_MODE_BCM_MASK                      (0x00000002U)
#define CSL_WUGENMPU_AMBA_IF_MODE_BCM_SHIFT                     (1U)
#define CSL_WUGENMPU_AMBA_IF_MODE_BCM_RESETVAL                  (0x00000000U)
#define CSL_WUGENMPU_AMBA_IF_MODE_BCM_MAX                       (0x00000001U)

#define CSL_WUGENMPU_AMBA_IF_MODE_BO_MASK                       (0x00000004U)
#define CSL_WUGENMPU_AMBA_IF_MODE_BO_SHIFT                      (2U)
#define CSL_WUGENMPU_AMBA_IF_MODE_BO_RESETVAL                   (0x00000000U)
#define CSL_WUGENMPU_AMBA_IF_MODE_BO_MAX                        (0x00000001U)

#define CSL_WUGENMPU_AMBA_IF_MODE_BI_MASK                       (0x00000008U)
#define CSL_WUGENMPU_AMBA_IF_MODE_BI_SHIFT                      (3U)
#define CSL_WUGENMPU_AMBA_IF_MODE_BI_RESETVAL                   (0x00000000U)
#define CSL_WUGENMPU_AMBA_IF_MODE_BI_MAX                        (0x00000001U)

#define CSL_WUGENMPU_AMBA_IF_MODE_APB_FENCE_EN_MASK             (0x00000010U)
#define CSL_WUGENMPU_AMBA_IF_MODE_APB_FENCE_EN_SHIFT            (4U)
#define CSL_WUGENMPU_AMBA_IF_MODE_APB_FENCE_EN_RESETVAL         (0x00000001U)
#define CSL_WUGENMPU_AMBA_IF_MODE_APB_FENCE_EN_MAX              (0x00000001U)

#define CSL_WUGENMPU_AMBA_IF_MODE_ES2_PM_MODE_MASK              (0x00000020U)
#define CSL_WUGENMPU_AMBA_IF_MODE_ES2_PM_MODE_SHIFT             (5U)
#define CSL_WUGENMPU_AMBA_IF_MODE_ES2_PM_MODE_RESETVAL          (0x00000000U)
#define CSL_WUGENMPU_AMBA_IF_MODE_ES2_PM_MODE_MAX               (0x00000001U)

#define CSL_WUGENMPU_AMBA_IF_MODE_RESETVAL                      (0x00000011U)

/* PTMSYNCREQ_MASK */

#define CSL_WUGENMPU_PTMSYNCREQ_MASK_RESETVAL                   (0x00000000U)

/* PTMSYNCREQ_EN */

#define CSL_WUGENMPU_PTMSYNCREQ_EN_RESETVAL                     (0x00000000U)

/* TIMESTAMPCYCLELO */

#define CSL_WUGENMPU_TIMESTAMPCYCLELO_COUNTER_31_0_MASK         (0xFFFFFFFFU)
#define CSL_WUGENMPU_TIMESTAMPCYCLELO_COUNTER_31_0_SHIFT        (0U)
#define CSL_WUGENMPU_TIMESTAMPCYCLELO_COUNTER_31_0_RESETVAL     (0x00000000U)
#define CSL_WUGENMPU_TIMESTAMPCYCLELO_COUNTER_31_0_MAX          (0xffffffffU)

#define CSL_WUGENMPU_TIMESTAMPCYCLELO_RESETVAL                  (0x00000000U)

/* TIMESTAMPCYCLEHI */

#define CSL_WUGENMPU_TIMESTAMPCYCLEHI_COUNTER_47_32_MASK        (0x0000FFFFU)
#define CSL_WUGENMPU_TIMESTAMPCYCLEHI_COUNTER_47_32_SHIFT       (0U)
#define CSL_WUGENMPU_TIMESTAMPCYCLEHI_COUNTER_47_32_RESETVAL    (0x00000000U)
#define CSL_WUGENMPU_TIMESTAMPCYCLEHI_COUNTER_47_32_MAX         (0x0000ffffU)

#define CSL_WUGENMPU_TIMESTAMPCYCLEHI_RESETVAL                  (0x00000000U)

#ifdef __cplusplus
}
#endif
#endif