cslr_rac_data.h 5.0 KB

123456789101112131415161718192021222324252627282930313233343536373839404142434445464748495051525354555657585960616263646566676869707172737475767778798081828384858687888990919293949596979899100101102103104105106107108109110111112113114115116117118119120121122123
  1. /* ===========================================================================
  2. * Copyright (c) Texas Instruments Incorporated 2002-2011
  3. *
  4. * Redistribution and use in source and binary forms, with or without
  5. * modification, are permitted provided that the following conditions
  6. * are met:
  7. *
  8. * Redistributions of source code must retain the above copyright
  9. * notice, this list of conditions and the following disclaimer.
  10. *
  11. * Redistributions in binary form must reproduce the above copyright
  12. * notice, this list of conditions and the following disclaimer in the
  13. * documentation and/or other materials provided with the
  14. * distribution.
  15. *
  16. * Neither the name of Texas Instruments Incorporated nor the names of
  17. * its contributors may be used to endorse or promote products derived
  18. * from this software without specific prior written permission.
  19. *
  20. * THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS
  21. * "AS IS" AND ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT
  22. * LIMITED TO, THE IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR
  23. * A PARTICULAR PURPOSE ARE DISCLAIMED. IN NO EVENT SHALL THE COPYRIGHT
  24. * OWNER OR CONTRIBUTORS BE LIABLE FOR ANY DIRECT, INDIRECT, INCIDENTAL,
  25. * SPECIAL, EXEMPLARY, OR CONSEQUENTIAL DAMAGES (INCLUDING, BUT NOT
  26. * LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS OR SERVICES; LOSS OF USE,
  27. * DATA, OR PROFITS; OR BUSINESS INTERRUPTION) HOWEVER CAUSED AND ON ANY
  28. * THEORY OF LIABILITY, WHETHER IN CONTRACT, STRICT LIABILITY, OR TORT
  29. * (INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY OUT OF THE USE
  30. * OF THIS SOFTWARE, EVEN IF ADVISED OF THE POSSIBILITY OF SUCH DAMAGE.
  31. *
  32. */
  33. /**
  34. * @file cslr_rac_data.h
  35. *
  36. * @brief
  37. * This file contains the Register Desciptions for RAC_DATA
  38. *
  39. * \par
  40. * ============================================================================
  41. * @n (C) Copyright 2002, 2003, 2004, 2005, 2006, Texas Instruments, Inc.
  42. * @n Use of this software is controlled by the terms and conditions found
  43. * @n in the license agreement under which this software has been supplied.
  44. * ===========================================================================
  45. * \par
  46. */
  47. #ifndef CSLR_RAC_DATA_H
  48. #define CSLR_RAC_DATA_H
  49. #include <ti/csl/cslr.h>
  50. #include <ti/csl/csl_types.h>
  51. #include <ti/csl/tistdtypes.h>
  52. /* Minimum unit = 4 bytes */
  53. /**************************************************************************\
  54. * Register Overlay Structure
  55. \**************************************************************************/
  56. typedef struct {
  57. volatile CSL_Uint64 FE_ANT[1024];
  58. volatile Uint32 FE_TIME;
  59. } CSL_Rac2_dataRegs;
  60. /**************************************************************************\
  61. * Field Definition Macros
  62. \**************************************************************************/
  63. /* FE_ANT */
  64. #define CSL_RAC2_DATA_FE_ANT_C3_Q_MASK (0xFF00000000000000u)
  65. #define CSL_RAC2_DATA_FE_ANT_C3_Q_SHIFT (0x0000000000000038u)
  66. #define CSL_RAC2_DATA_FE_ANT_C3_Q_RESETVAL (0x0000000000000000u)
  67. #define CSL_RAC2_DATA_FE_ANT_C3_I_MASK (0x00FF000000000000u)
  68. #define CSL_RAC2_DATA_FE_ANT_C3_I_SHIFT (0x0000000000000030u)
  69. #define CSL_RAC2_DATA_FE_ANT_C3_I_RESETVAL (0x0000000000000000u)
  70. #define CSL_RAC2_DATA_FE_ANT_C2_Q_MASK (0x0000FF0000000000u)
  71. #define CSL_RAC2_DATA_FE_ANT_C2_Q_SHIFT (0x0000000000000028u)
  72. #define CSL_RAC2_DATA_FE_ANT_C2_Q_RESETVAL (0x0000000000000000u)
  73. #define CSL_RAC2_DATA_FE_ANT_C2_I_MASK (0x000000FF00000000u)
  74. #define CSL_RAC2_DATA_FE_ANT_C2_I_SHIFT (0x0000000000000020u)
  75. #define CSL_RAC2_DATA_FE_ANT_C2_I_RESETVAL (0x0000000000000000u)
  76. #define CSL_RAC2_DATA_FE_ANT_C1_Q_MASK (0x00000000FF000000u)
  77. #define CSL_RAC2_DATA_FE_ANT_C1_Q_SHIFT (0x0000000000000018u)
  78. #define CSL_RAC2_DATA_FE_ANT_C1_Q_RESETVAL (0x0000000000000000u)
  79. #define CSL_RAC2_DATA_FE_ANT_C1_I_MASK (0x0000000000FF0000u)
  80. #define CSL_RAC2_DATA_FE_ANT_C1_I_SHIFT (0x0000000000000010u)
  81. #define CSL_RAC2_DATA_FE_ANT_C1_I_RESETVAL (0x0000000000000000u)
  82. #define CSL_RAC2_DATA_FE_ANT_C0_Q_MASK (0x000000000000FF00u)
  83. #define CSL_RAC2_DATA_FE_ANT_C0_Q_SHIFT (0x0000000000000008u)
  84. #define CSL_RAC2_DATA_FE_ANT_C0_Q_RESETVAL (0x0000000000000000u)
  85. #define CSL_RAC2_DATA_FE_ANT_C0_I_MASK (0x00000000000000FFu)
  86. #define CSL_RAC2_DATA_FE_ANT_C0_I_SHIFT (0x0000000000000000u)
  87. #define CSL_RAC2_DATA_FE_ANT_C0_I_RESETVAL (0x0000000000000000u)
  88. #define CSL_RAC2_DATA_FE_ANT_RESETVAL (0x0000000000000000u)
  89. /* FE_TIME */
  90. #define CSL_RAC2_DATA_FE_TIME_FRAME_MASK (0x0FFF0000u)
  91. #define CSL_RAC2_DATA_FE_TIME_FRAME_SHIFT (0x00000010u)
  92. #define CSL_RAC2_DATA_FE_TIME_FRAME_RESETVAL (0x00000000u)
  93. #define CSL_RAC2_DATA_FE_TIME_SLOT_MASK (0x0000F000u)
  94. #define CSL_RAC2_DATA_FE_TIME_SLOT_SHIFT (0x0000000Cu)
  95. #define CSL_RAC2_DATA_FE_TIME_SLOT_RESETVAL (0x00000000u)
  96. #define CSL_RAC2_DATA_FE_TIME_CHIP_MASK (0x00000FFFu)
  97. #define CSL_RAC2_DATA_FE_TIME_CHIP_SHIFT (0x00000000u)
  98. #define CSL_RAC2_DATA_FE_TIME_CHIP_RESETVAL (0x00000000u)
  99. #define CSL_RAC2_DATA_FE_TIME_RESETVAL (0x00000000u)
  100. #endif