cslr_mpu.h 14 KB

123456789101112131415161718192021222324252627282930313233343536373839404142434445464748495051525354555657585960616263646566676869707172737475767778798081828384858687888990919293949596979899100101102103104105106107108109110111112113114115116117118119120121122123124125126127128129130131132133134135136137138139140141142143144145146147148149150151152153154155156157158159160161162163164165166167168169170171172173174175176177178179180181182183184185186187188189190191192193194195196197198199200201202203204205206207208209210211212213214215216217218219220221222223224225226227228229230231232233234235236237238239240241242243244245246247248249250251252253254255256257258259260261262263264265266267268269270271272273274275276277278279280281282283284285286287288289290291292293294295296297298299300301302303304305306307308309310311312313314315316317318319320321322323324325326327328329330331332333334335336337338339340341342343344345346347348349350351352353354355356357
  1. /********************************************************************
  2. * Copyright (C) 2003-2011 Texas Instruments Incorporated.
  3. *
  4. * Redistribution and use in source and binary forms, with or without
  5. * modification, are permitted provided that the following conditions
  6. * are met:
  7. *
  8. * Redistributions of source code must retain the above copyright
  9. * notice, this list of conditions and the following disclaimer.
  10. *
  11. * Redistributions in binary form must reproduce the above copyright
  12. * notice, this list of conditions and the following disclaimer in the
  13. * documentation and/or other materials provided with the
  14. * distribution.
  15. *
  16. * Neither the name of Texas Instruments Incorporated nor the names of
  17. * its contributors may be used to endorse or promote products derived
  18. * from this software without specific prior written permission.
  19. *
  20. * THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS
  21. * "AS IS" AND ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT
  22. * LIMITED TO, THE IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR
  23. * A PARTICULAR PURPOSE ARE DISCLAIMED. IN NO EVENT SHALL THE COPYRIGHT
  24. * OWNER OR CONTRIBUTORS BE LIABLE FOR ANY DIRECT, INDIRECT, INCIDENTAL,
  25. * SPECIAL, EXEMPLARY, OR CONSEQUENTIAL DAMAGES (INCLUDING, BUT NOT
  26. * LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS OR SERVICES; LOSS OF USE,
  27. * DATA, OR PROFITS; OR BUSINESS INTERRUPTION) HOWEVER CAUSED AND ON ANY
  28. * THEORY OF LIABILITY, WHETHER IN CONTRACT, STRICT LIABILITY, OR TORT
  29. * (INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY OUT OF THE USE
  30. * OF THIS SOFTWARE, EVEN IF ADVISED OF THE POSSIBILITY OF SUCH DAMAGE.
  31. *
  32. */
  33. #ifndef CSLR_MPU_H
  34. #define CSLR_MPU_H
  35. /* CSL Modification:
  36. * The file has been modified from the AUTOGEN file for the following
  37. * reasons:-
  38. * a) Modified header file includes as per the RTSC specification
  39. * b) Removed Interrupt vector.
  40. */
  41. #include <ti/csl/cslr.h>
  42. #include <ti/csl/tistdtypes.h>
  43. /* Minimum unit = 1 byte */
  44. /**************************************************************************\
  45. * Register Overlay Structure for prog_region
  46. \**************************************************************************/
  47. typedef struct {
  48. volatile Uint32 PROG_START_ADDRESS;
  49. volatile Uint32 PROG_END_ADDRESS;
  50. volatile Uint32 PROG_MPPA;
  51. volatile Uint8 RSVD2[4];
  52. } CSL_MpuProg_regionRegs;
  53. /**************************************************************************\
  54. * Register Overlay Structure
  55. \**************************************************************************/
  56. typedef struct {
  57. volatile Uint32 REVISION;
  58. volatile Uint32 CONFIG;
  59. volatile Uint8 RSVD0[8];
  60. volatile Uint32 INT_RAW_STATUS_SET;
  61. volatile Uint32 INT_ENABLED_STATUS_CLEAR;
  62. volatile Uint32 INT_ENABLE;
  63. volatile Uint32 INT_ENABLE_CLEAR;
  64. volatile Uint32 EOI;
  65. volatile Uint8 RSVD[4];
  66. volatile Uint8 RSVD1[216];
  67. volatile Uint32 FIXED_START_ADDRESS;
  68. volatile Uint32 FIXED_END_ADDRESS;
  69. volatile Uint32 FIXED_MPPA;
  70. volatile Uint8 RSVD3[244];
  71. CSL_MpuProg_regionRegs PROG_REGION[16];
  72. volatile Uint32 FAULT_ADDRESS;
  73. volatile Uint32 FAULT_STATUS;
  74. volatile Uint32 FAULT_CLEAR;
  75. } CSL_MpuRegs;
  76. /**************************************************************************\
  77. * Field Definition Macros
  78. \**************************************************************************/
  79. /* prog_start_address */
  80. #define CSL_MPU_PROG_START_ADDRESS_START_ADDR_MASK (0xFFFFFFFFu)
  81. #define CSL_MPU_PROG_START_ADDRESS_START_ADDR_SHIFT (0x00000000u)
  82. #define CSL_MPU_PROG_START_ADDRESS_START_ADDR_RESETVAL (0x00000000u)
  83. #define CSL_MPU_PROG_START_ADDRESS_RESETVAL (0x00000000u)
  84. /* prog_end_address */
  85. #define CSL_MPU_PROG_END_ADDRESS_END_ADDR_MASK (0xFFFFFFFFu)
  86. #define CSL_MPU_PROG_END_ADDRESS_END_ADDR_SHIFT (0x00000000u)
  87. #define CSL_MPU_PROG_END_ADDRESS_END_ADDR_RESETVAL (0x00000000u)
  88. #define CSL_MPU_PROG_END_ADDRESS_RESETVAL (0x00000000u)
  89. /* prog_mppa */
  90. #define CSL_MPU_PROG_MPPA_AID_15_0_MASK (0x03FFFC00u)
  91. #define CSL_MPU_PROG_MPPA_AID_15_0_SHIFT (0x0000000Au)
  92. #define CSL_MPU_PROG_MPPA_AID_15_0_RESETVAL (0x00000000u)
  93. #define CSL_MPU_PROG_MPPA_AIDX_MASK (0x00000200u)
  94. #define CSL_MPU_PROG_MPPA_AIDX_SHIFT (0x00000009u)
  95. #define CSL_MPU_PROG_MPPA_AIDX_RESETVAL (0x00000000u)
  96. #define CSL_MPU_PROG_MPPA_NS_MASK (0x00000080u)
  97. #define CSL_MPU_PROG_MPPA_NS_SHIFT (0x00000007u)
  98. #define CSL_MPU_PROG_MPPA_NS_RESETVAL (0x00000000u)
  99. #define CSL_MPU_PROG_MPPA_EMU_MASK (0x00000040u)
  100. #define CSL_MPU_PROG_MPPA_EMU_SHIFT (0x00000006u)
  101. #define CSL_MPU_PROG_MPPA_EMU_RESETVAL (0x00000000u)
  102. #define CSL_MPU_PROG_MPPA_SR_MASK (0x00000020u)
  103. #define CSL_MPU_PROG_MPPA_SR_SHIFT (0x00000005u)
  104. #define CSL_MPU_PROG_MPPA_SR_RESETVAL (0x00000000u)
  105. #define CSL_MPU_PROG_MPPA_SW_MASK (0x00000010u)
  106. #define CSL_MPU_PROG_MPPA_SW_SHIFT (0x00000004u)
  107. #define CSL_MPU_PROG_MPPA_SW_RESETVAL (0x00000000u)
  108. #define CSL_MPU_PROG_MPPA_SX_MASK (0x00000008u)
  109. #define CSL_MPU_PROG_MPPA_SX_SHIFT (0x00000003u)
  110. #define CSL_MPU_PROG_MPPA_SX_RESETVAL (0x00000000u)
  111. #define CSL_MPU_PROG_MPPA_UR_MASK (0x00000004u)
  112. #define CSL_MPU_PROG_MPPA_UR_SHIFT (0x00000002u)
  113. #define CSL_MPU_PROG_MPPA_UR_RESETVAL (0x00000000u)
  114. #define CSL_MPU_PROG_MPPA_UW_MASK (0x00000002u)
  115. #define CSL_MPU_PROG_MPPA_UW_SHIFT (0x00000001u)
  116. #define CSL_MPU_PROG_MPPA_UW_RESETVAL (0x00000000u)
  117. #define CSL_MPU_PROG_MPPA_UX_MASK (0x00000001u)
  118. #define CSL_MPU_PROG_MPPA_UX_SHIFT (0x00000000u)
  119. #define CSL_MPU_PROG_MPPA_UX_RESETVAL (0x00000000u)
  120. #define CSL_MPU_PROG_MPPA_RESETVAL (0x00000000u)
  121. /* revision */
  122. #define CSL_MPU_REVISION_SCHEME_MASK (0xC0000000u)
  123. #define CSL_MPU_REVISION_SCHEME_SHIFT (0x0000001Eu)
  124. #define CSL_MPU_REVISION_SCHEME_RESETVAL (0x00000001u)
  125. #define CSL_MPU_REVISION_BU_MASK (0x30000000u)
  126. #define CSL_MPU_REVISION_BU_SHIFT (0x0000001Cu)
  127. #define CSL_MPU_REVISION_BU_RESETVAL (0x00000000u)
  128. #define CSL_MPU_REVISION_MODID_MASK (0x0FFF0000u)
  129. #define CSL_MPU_REVISION_MODID_SHIFT (0x00000010u)
  130. #define CSL_MPU_REVISION_MODID_RESETVAL (0x00000E81u)
  131. #define CSL_MPU_REVISION_RTL_VER_MASK (0x0000F800u)
  132. #define CSL_MPU_REVISION_RTL_VER_SHIFT (0x0000000Bu)
  133. #define CSL_MPU_REVISION_RTL_VER_RESETVAL (0x00000000u)
  134. #define CSL_MPU_REVISION_REVMAJ_MASK (0x00000700u)
  135. #define CSL_MPU_REVISION_REVMAJ_SHIFT (0x00000008u)
  136. #define CSL_MPU_REVISION_REVMAJ_RESETVAL (0x00000001u)
  137. #define CSL_MPU_REVISION_CUSTOMER_MASK (0x000000C0u)
  138. #define CSL_MPU_REVISION_CUSTOMER_SHIFT (0x00000006u)
  139. #define CSL_MPU_REVISION_CUSTOMER_RESETVAL (0x00000000u)
  140. #define CSL_MPU_REVISION_REVMIN_MASK (0x0000003Fu)
  141. #define CSL_MPU_REVISION_REVMIN_SHIFT (0x00000000u)
  142. #define CSL_MPU_REVISION_REVMIN_RESETVAL (0x00000001u)
  143. #define CSL_MPU_REVISION_RESETVAL (0x4E810101u)
  144. /* config */
  145. #define CSL_MPU_CONFIG_ADDRESS_ALIGN_MASK (0xFF000000u)
  146. #define CSL_MPU_CONFIG_ADDRESS_ALIGN_SHIFT (0x00000018u)
  147. #define CSL_MPU_CONFIG_ADDRESS_ALIGN_RESETVAL (0x00000000u)
  148. #define CSL_MPU_CONFIG_NUM_FIXED_MASK (0x00F00000u)
  149. #define CSL_MPU_CONFIG_NUM_FIXED_SHIFT (0x00000014u)
  150. #define CSL_MPU_CONFIG_NUM_FIXED_RESETVAL (0x00000000u)
  151. #define CSL_MPU_CONFIG_NUM_PROG_MASK (0x000F0000u)
  152. #define CSL_MPU_CONFIG_NUM_PROG_SHIFT (0x00000010u)
  153. #define CSL_MPU_CONFIG_NUM_PROG_RESETVAL (0x00000000u)
  154. #define CSL_MPU_CONFIG_NUM_FIXED_AIDS_MASK (0x0000F000u)
  155. #define CSL_MPU_CONFIG_NUM_FIXED_AIDS_SHIFT (0x0000000Cu)
  156. #define CSL_MPU_CONFIG_NUM_FIXED_AIDS_RESETVAL (0x00000000u)
  157. #define CSL_MPU_CONFIG_ASSUMED_ALLOWED_MASK (0x00000001u)
  158. #define CSL_MPU_CONFIG_ASSUMED_ALLOWED_SHIFT (0x00000000u)
  159. #define CSL_MPU_CONFIG_ASSUMED_ALLOWED_RESETVAL (0x00000001u)
  160. #define CSL_MPU_CONFIG_RESETVAL (0x00000001u)
  161. /* int_raw_status_set */
  162. #define CSL_MPU_INT_RAW_STATUS_SET_ADDR_ERR_MASK (0x00000002u)
  163. #define CSL_MPU_INT_RAW_STATUS_SET_ADDR_ERR_SHIFT (0x00000001u)
  164. #define CSL_MPU_INT_RAW_STATUS_SET_ADDR_ERR_RESETVAL (0x00000000u)
  165. #define CSL_MPU_INT_RAW_STATUS_SET_PROT_ERR_MASK (0x00000001u)
  166. #define CSL_MPU_INT_RAW_STATUS_SET_PROT_ERR_SHIFT (0x00000000u)
  167. #define CSL_MPU_INT_RAW_STATUS_SET_PROT_ERR_RESETVAL (0x00000000u)
  168. #define CSL_MPU_INT_RAW_STATUS_SET_RESETVAL (0x00000000u)
  169. /* int_enabled_status_clear */
  170. #define CSL_MPU_INT_ENABLED_STATUS_CLEAR_ENABLED_ADDR_ERR_MASK (0x00000002u)
  171. #define CSL_MPU_INT_ENABLED_STATUS_CLEAR_ENABLED_ADDR_ERR_SHIFT (0x00000001u)
  172. #define CSL_MPU_INT_ENABLED_STATUS_CLEAR_ENABLED_ADDR_ERR_RESETVAL (0x00000000u)
  173. #define CSL_MPU_INT_ENABLED_STATUS_CLEAR_ENABLED_PROT_ERR_MASK (0x00000001u)
  174. #define CSL_MPU_INT_ENABLED_STATUS_CLEAR_ENABLED_PROT_ERR_SHIFT (0x00000000u)
  175. #define CSL_MPU_INT_ENABLED_STATUS_CLEAR_ENABLED_PROT_ERR_RESETVAL (0x00000000u)
  176. #define CSL_MPU_INT_ENABLED_STATUS_CLEAR_RESETVAL (0x00000000u)
  177. /* int_enable */
  178. #define CSL_MPU_INT_ENABLE_ADDR_ERR_EN_MASK (0x00000002u)
  179. #define CSL_MPU_INT_ENABLE_ADDR_ERR_EN_SHIFT (0x00000001u)
  180. #define CSL_MPU_INT_ENABLE_ADDR_ERR_EN_RESETVAL (0x00000000u)
  181. #define CSL_MPU_INT_ENABLE_PROT_ERR_EN_MASK (0x00000001u)
  182. #define CSL_MPU_INT_ENABLE_PROT_ERR_EN_SHIFT (0x00000000u)
  183. #define CSL_MPU_INT_ENABLE_PROT_ERR_EN_RESETVAL (0x00000000u)
  184. #define CSL_MPU_INT_ENABLE_RESETVAL (0x00000000u)
  185. /* int_enable_clear */
  186. #define CSL_MPU_INT_ENABLE_CLEAR_ADDR_ERR_EN_CLR_MASK (0x00000002u)
  187. #define CSL_MPU_INT_ENABLE_CLEAR_ADDR_ERR_EN_CLR_SHIFT (0x00000001u)
  188. #define CSL_MPU_INT_ENABLE_CLEAR_ADDR_ERR_EN_CLR_RESETVAL (0x00000000u)
  189. #define CSL_MPU_INT_ENABLE_CLEAR_PROT_ERR_EN_CLR_MASK (0x00000001u)
  190. #define CSL_MPU_INT_ENABLE_CLEAR_PROT_ERR_EN_CLR_SHIFT (0x00000000u)
  191. #define CSL_MPU_INT_ENABLE_CLEAR_PROT_ERR_EN_CLR_RESETVAL (0x00000000u)
  192. #define CSL_MPU_INT_ENABLE_CLEAR_RESETVAL (0x00000000u)
  193. /* eoi */
  194. #define CSL_MPU_EOI_EOI_VECTOR_MASK (0x000000FFu)
  195. #define CSL_MPU_EOI_EOI_VECTOR_SHIFT (0x00000000u)
  196. #define CSL_MPU_EOI_EOI_VECTOR_RESETVAL (0x00000000u)
  197. #define CSL_MPU_EOI_RESETVAL (0x00000000u)
  198. /* fixed_start_address */
  199. #define CSL_MPU_FIXED_START_ADDRESS_START_ADDR_MASK (0xFFFFFFFFu)
  200. #define CSL_MPU_FIXED_START_ADDRESS_START_ADDR_SHIFT (0x00000000u)
  201. #define CSL_MPU_FIXED_START_ADDRESS_START_ADDR_RESETVAL (0x00000000u)
  202. #define CSL_MPU_FIXED_START_ADDRESS_RESETVAL (0x00000000u)
  203. /* fixed_end_address */
  204. #define CSL_MPU_FIXED_END_ADDRESS_END_ADDR_MASK (0xFFFFFFFFu)
  205. #define CSL_MPU_FIXED_END_ADDRESS_END_ADDR_SHIFT (0x00000000u)
  206. #define CSL_MPU_FIXED_END_ADDRESS_END_ADDR_RESETVAL (0x00000000u)
  207. #define CSL_MPU_FIXED_END_ADDRESS_RESETVAL (0x00000000u)
  208. /* fixed_mppa */
  209. #define CSL_MPU_FIXED_MPPA_AID_15_0_MASK (0x03FFFC00u)
  210. #define CSL_MPU_FIXED_MPPA_AID_15_0_SHIFT (0x0000000Au)
  211. #define CSL_MPU_FIXED_MPPA_AID_15_0_RESETVAL (0x00000000u)
  212. #define CSL_MPU_FIXED_MPPA_AIDX_MASK (0x00000200u)
  213. #define CSL_MPU_FIXED_MPPA_AIDX_SHIFT (0x00000009u)
  214. #define CSL_MPU_FIXED_MPPA_AIDX_RESETVAL (0x00000000u)
  215. #define CSL_MPU_FIXED_MPPA_NS_MASK (0x00000080u)
  216. #define CSL_MPU_FIXED_MPPA_NS_SHIFT (0x00000007u)
  217. #define CSL_MPU_FIXED_MPPA_NS_RESETVAL (0x00000000u)
  218. #define CSL_MPU_FIXED_MPPA_EMU_MASK (0x00000040u)
  219. #define CSL_MPU_FIXED_MPPA_EMU_SHIFT (0x00000006u)
  220. #define CSL_MPU_FIXED_MPPA_EMU_RESETVAL (0x00000000u)
  221. #define CSL_MPU_FIXED_MPPA_SR_MASK (0x00000020u)
  222. #define CSL_MPU_FIXED_MPPA_SR_SHIFT (0x00000005u)
  223. #define CSL_MPU_FIXED_MPPA_SR_RESETVAL (0x00000000u)
  224. #define CSL_MPU_FIXED_MPPA_SW_MASK (0x00000010u)
  225. #define CSL_MPU_FIXED_MPPA_SW_SHIFT (0x00000004u)
  226. #define CSL_MPU_FIXED_MPPA_SW_RESETVAL (0x00000000u)
  227. #define CSL_MPU_FIXED_MPPA_SX_MASK (0x00000008u)
  228. #define CSL_MPU_FIXED_MPPA_SX_SHIFT (0x00000003u)
  229. #define CSL_MPU_FIXED_MPPA_SX_RESETVAL (0x00000000u)
  230. #define CSL_MPU_FIXED_MPPA_UR_MASK (0x00000004u)
  231. #define CSL_MPU_FIXED_MPPA_UR_SHIFT (0x00000002u)
  232. #define CSL_MPU_FIXED_MPPA_UR_RESETVAL (0x00000000u)
  233. #define CSL_MPU_FIXED_MPPA_UW_MASK (0x00000002u)
  234. #define CSL_MPU_FIXED_MPPA_UW_SHIFT (0x00000001u)
  235. #define CSL_MPU_FIXED_MPPA_UW_RESETVAL (0x00000000u)
  236. #define CSL_MPU_FIXED_MPPA_UX_MASK (0x00000001u)
  237. #define CSL_MPU_FIXED_MPPA_UX_SHIFT (0x00000000u)
  238. #define CSL_MPU_FIXED_MPPA_UX_RESETVAL (0x00000000u)
  239. #define CSL_MPU_FIXED_MPPA_RESETVAL (0x00000000u)
  240. /* fault_address */
  241. #define CSL_MPU_FAULT_ADDRESS_FAULT_ADDR_MASK (0xFFFFFFFFu)
  242. #define CSL_MPU_FAULT_ADDRESS_FAULT_ADDR_SHIFT (0x00000000u)
  243. #define CSL_MPU_FAULT_ADDRESS_FAULT_ADDR_RESETVAL (0x00000000u)
  244. #define CSL_MPU_FAULT_ADDRESS_RESETVAL (0x00000000u)
  245. /* fault_status */
  246. #define CSL_MPU_FAULT_STATUS_ID_MASK (0xFF000000u)
  247. #define CSL_MPU_FAULT_STATUS_ID_SHIFT (0x00000018u)
  248. #define CSL_MPU_FAULT_STATUS_ID_RESETVAL (0x00000000u)
  249. #define CSL_MPU_FAULT_STATUS_MSTID_MASK (0x00FF0000u)
  250. #define CSL_MPU_FAULT_STATUS_MSTID_SHIFT (0x00000010u)
  251. #define CSL_MPU_FAULT_STATUS_MSTID_RESETVAL (0x00000000u)
  252. #define CSL_MPU_FAULT_STATUS_PRIVID_MASK (0x00001E00u)
  253. #define CSL_MPU_FAULT_STATUS_PRIVID_SHIFT (0x00000009u)
  254. #define CSL_MPU_FAULT_STATUS_PRIVID_RESETVAL (0x00000000u)
  255. #define CSL_MPU_FAULT_STATUS_NS_MASK (0x00000080u)
  256. #define CSL_MPU_FAULT_STATUS_NS_SHIFT (0x00000007u)
  257. #define CSL_MPU_FAULT_STATUS_NS_RESETVAL (0x00000000u)
  258. #define CSL_MPU_FAULT_STATUS_FAULT_TYPE_MASK (0x0000003Fu)
  259. #define CSL_MPU_FAULT_STATUS_FAULT_TYPE_SHIFT (0x00000000u)
  260. #define CSL_MPU_FAULT_STATUS_FAULT_TYPE_RESETVAL (0x00000000u)
  261. #define CSL_MPU_FAULT_STATUS_RESETVAL (0x00000000u)
  262. /* fault_clear */
  263. #define CSL_MPU_FAULT_CLEAR_FAULT_CLR_MASK (0x00000001u)
  264. #define CSL_MPU_FAULT_CLEAR_FAULT_CLR_SHIFT (0x00000000u)
  265. #define CSL_MPU_FAULT_CLEAR_FAULT_CLR_RESETVAL (0x00000000u)
  266. #define CSL_MPU_FAULT_CLEAR_RESETVAL (0x00000000u)
  267. #endif