cslr_debug_rom.h 13 KB

123456789101112131415161718192021222324252627282930313233343536373839404142434445464748495051525354555657585960616263646566676869707172737475767778798081828384858687888990919293949596979899100101102103104105106107108109110111112113114115116117118119120121122123124125126127128129130131132133134135136137138139140141142143144145146147148149150151152153154155156157158159160161162163164165166167168169170171172173174175176177178179180181182183184185186187188189190191192193194195196197198199200201202203204205206207208209210211212213214215216217218219220221222223224225226227228229230231232233234235236237238239240241242243244245246247248249250251252253254255256257258259260261262263264265266267268269270271272273274275276277278279280281282283284285286287288289290291292293294295296297298299300301302303304305306307308309310311312313314315316317318319320321322323324325326327328329330331332333334335336337
  1. /********************************************************************
  2. * Copyright (C) 2013-2014 Texas Instruments Incorporated.
  3. *
  4. * Redistribution and use in source and binary forms, with or without
  5. * modification, are permitted provided that the following conditions
  6. * are met:
  7. *
  8. * Redistributions of source code must retain the above copyright
  9. * notice, this list of conditions and the following disclaimer.
  10. *
  11. * Redistributions in binary form must reproduce the above copyright
  12. * notice, this list of conditions and the following disclaimer in the
  13. * documentation and/or other materials provided with the
  14. * distribution.
  15. *
  16. * Neither the name of Texas Instruments Incorporated nor the names of
  17. * its contributors may be used to endorse or promote products derived
  18. * from this software without specific prior written permission.
  19. *
  20. * THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS
  21. * "AS IS" AND ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT
  22. * LIMITED TO, THE IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR
  23. * A PARTICULAR PURPOSE ARE DISCLAIMED. IN NO EVENT SHALL THE COPYRIGHT
  24. * OWNER OR CONTRIBUTORS BE LIABLE FOR ANY DIRECT, INDIRECT, INCIDENTAL,
  25. * SPECIAL, EXEMPLARY, OR CONSEQUENTIAL DAMAGES (INCLUDING, BUT NOT
  26. * LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS OR SERVICES; LOSS OF USE,
  27. * DATA, OR PROFITS; OR BUSINESS INTERRUPTION) HOWEVER CAUSED AND ON ANY
  28. * THEORY OF LIABILITY, WHETHER IN CONTRACT, STRICT LIABILITY, OR TORT
  29. * (INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY OUT OF THE USE
  30. * OF THIS SOFTWARE, EVEN IF ADVISED OF THE POSSIBILITY OF SUCH DAMAGE.
  31. *
  32. */
  33. #ifndef CSLR_DEBUGROM_H_
  34. #define CSLR_DEBUGROM_H_
  35. #ifdef __cplusplus
  36. extern "C"
  37. {
  38. #endif
  39. #include <ti/csl/cslr.h>
  40. #include <ti/csl/tistdtypes.h>
  41. /**************************************************************************
  42. * Register Overlay Structure for __ALL__
  43. **************************************************************************/
  44. typedef struct {
  45. volatile Uint32 NVIC;
  46. volatile Uint32 DWT;
  47. volatile Uint32 FPB;
  48. volatile Uint32 ITM;
  49. volatile Uint32 TPIU;
  50. volatile Uint32 ETM;
  51. volatile Uint32 ICEC;
  52. volatile Uint32 END_OF_TABLE;
  53. volatile Uint8 RSVD0[4012];
  54. volatile Uint32 MEMTYPE;
  55. volatile Uint32 PID4;
  56. volatile Uint32 PID5;
  57. volatile Uint32 PID6;
  58. volatile Uint32 PID7;
  59. volatile Uint32 PID0;
  60. volatile Uint32 PID1;
  61. volatile Uint32 PID2;
  62. volatile Uint32 PID3;
  63. volatile Uint32 CID0;
  64. volatile Uint32 CID1;
  65. volatile Uint32 CID2;
  66. volatile Uint32 CID3;
  67. } CSL_DebugRomRegs;
  68. /**************************************************************************
  69. * Register Macros
  70. **************************************************************************/
  71. /* NVIC */
  72. #define CSL_DEBUGROM_NVIC (0x0U)
  73. /* DWT */
  74. #define CSL_DEBUGROM_DWT (0x4U)
  75. /* FPB */
  76. #define CSL_DEBUGROM_FPB (0x8U)
  77. /* ITM */
  78. #define CSL_DEBUGROM_ITM (0xCU)
  79. /* TPIU */
  80. #define CSL_DEBUGROM_TPIU (0x10U)
  81. /* ETM */
  82. #define CSL_DEBUGROM_ETM (0x14U)
  83. /* ICEC */
  84. #define CSL_DEBUGROM_ICEC (0x18U)
  85. /* END_OF_TABLE */
  86. #define CSL_DEBUGROM_END_OF_TABLE (0x1CU)
  87. /* MEMTYPE */
  88. #define CSL_DEBUGROM_MEMTYPE (0xFCCU)
  89. /* PID4 */
  90. #define CSL_DEBUGROM_PID4 (0xFD0U)
  91. /* PID5 */
  92. #define CSL_DEBUGROM_PID5 (0xFD4U)
  93. /* PID6 */
  94. #define CSL_DEBUGROM_PID6 (0xFD8U)
  95. /* PID7 */
  96. #define CSL_DEBUGROM_PID7 (0xFDCU)
  97. /* PID0 */
  98. #define CSL_DEBUGROM_PID0 (0xFE0U)
  99. /* PID1 */
  100. #define CSL_DEBUGROM_PID1 (0xFE4U)
  101. /* PID2 */
  102. #define CSL_DEBUGROM_PID2 (0xFE8U)
  103. /* PID3 */
  104. #define CSL_DEBUGROM_PID3 (0xFECU)
  105. /* CID0 */
  106. #define CSL_DEBUGROM_CID0 (0xFF0U)
  107. /* CID1 */
  108. #define CSL_DEBUGROM_CID1 (0xFF4U)
  109. /* CID2 */
  110. #define CSL_DEBUGROM_CID2 (0xFF8U)
  111. /* CID3 */
  112. #define CSL_DEBUGROM_CID3 (0xFFCU)
  113. /**************************************************************************
  114. * Field Definition Macros
  115. **************************************************************************/
  116. /* NVIC */
  117. #define CSL_DEBUGROM_NVIC_NVIC_MASK (0xFFFFFFFFU)
  118. #define CSL_DEBUGROM_NVIC_NVIC_SHIFT (0U)
  119. #define CSL_DEBUGROM_NVIC_NVIC_RESETVAL (0xfff0f003U)
  120. #define CSL_DEBUGROM_NVIC_NVIC_MAX (0xffffffffU)
  121. #define CSL_DEBUGROM_NVIC_RESETVAL (0xfff0f003U)
  122. /* DWT */
  123. #define CSL_DEBUGROM_DWT_DWT_MASK (0xFFFFFFFFU)
  124. #define CSL_DEBUGROM_DWT_DWT_SHIFT (0U)
  125. #define CSL_DEBUGROM_DWT_DWT_RESETVAL (0xfff02003U)
  126. #define CSL_DEBUGROM_DWT_DWT_MAX (0xffffffffU)
  127. #define CSL_DEBUGROM_DWT_RESETVAL (0xfff02003U)
  128. /* FPB */
  129. #define CSL_DEBUGROM_FPB_FPB_MASK (0xFFFFFFFFU)
  130. #define CSL_DEBUGROM_FPB_FPB_SHIFT (0U)
  131. #define CSL_DEBUGROM_FPB_FPB_RESETVAL (0xfff03003U)
  132. #define CSL_DEBUGROM_FPB_FPB_MAX (0xffffffffU)
  133. #define CSL_DEBUGROM_FPB_RESETVAL (0xfff03003U)
  134. /* ITM */
  135. #define CSL_DEBUGROM_ITM_ITM_MASK (0xFFFFFFFFU)
  136. #define CSL_DEBUGROM_ITM_ITM_SHIFT (0U)
  137. #define CSL_DEBUGROM_ITM_ITM_RESETVAL (0xfff01003U)
  138. #define CSL_DEBUGROM_ITM_ITM_MAX (0xffffffffU)
  139. #define CSL_DEBUGROM_ITM_RESETVAL (0xfff01003U)
  140. /* TPIU */
  141. #define CSL_DEBUGROM_TPIU_TPIU_MASK (0xFFFFFFFFU)
  142. #define CSL_DEBUGROM_TPIU_TPIU_SHIFT (0U)
  143. #define CSL_DEBUGROM_TPIU_TPIU_RESETVAL (0xfff41002U)
  144. #define CSL_DEBUGROM_TPIU_TPIU_MAX (0xffffffffU)
  145. #define CSL_DEBUGROM_TPIU_RESETVAL (0xfff41002U)
  146. /* ETM */
  147. #define CSL_DEBUGROM_ETM_ETM_MASK (0xFFFFFFFFU)
  148. #define CSL_DEBUGROM_ETM_ETM_SHIFT (0U)
  149. #define CSL_DEBUGROM_ETM_ETM_RESETVAL (0xfff42002U)
  150. #define CSL_DEBUGROM_ETM_ETM_MAX (0xffffffffU)
  151. #define CSL_DEBUGROM_ETM_RESETVAL (0xfff42002U)
  152. /* ICEC */
  153. #define CSL_DEBUGROM_ICEC_ICEC_MASK (0xFFFFFFFFU)
  154. #define CSL_DEBUGROM_ICEC_ICEC_SHIFT (0U)
  155. #define CSL_DEBUGROM_ICEC_ICEC_RESETVAL (0xfff43003U)
  156. #define CSL_DEBUGROM_ICEC_ICEC_MAX (0xffffffffU)
  157. #define CSL_DEBUGROM_ICEC_RESETVAL (0xfff43003U)
  158. /* END_OF_TABLE */
  159. #define CSL_DEBUGROM_END_OF_TABLE_EOT_MASK (0xFFFFFFFFU)
  160. #define CSL_DEBUGROM_END_OF_TABLE_EOT_SHIFT (0U)
  161. #define CSL_DEBUGROM_END_OF_TABLE_EOT_RESETVAL (0x00000000U)
  162. #define CSL_DEBUGROM_END_OF_TABLE_EOT_MAX (0xffffffffU)
  163. #define CSL_DEBUGROM_END_OF_TABLE_RESETVAL (0x00000000U)
  164. /* MEMTYPE */
  165. #define CSL_DEBUGROM_MEMTYPE_MEMTYPE_MASK (0xFFFFFFFFU)
  166. #define CSL_DEBUGROM_MEMTYPE_MEMTYPE_SHIFT (0U)
  167. #define CSL_DEBUGROM_MEMTYPE_MEMTYPE_RESETVAL (0x00000001U)
  168. #define CSL_DEBUGROM_MEMTYPE_MEMTYPE_MAX (0xffffffffU)
  169. #define CSL_DEBUGROM_MEMTYPE_RESETVAL (0x00000001U)
  170. /* PID4 */
  171. #define CSL_DEBUGROM_PID4_NEWBITFIELD1_MASK (0xFFFFFFFFU)
  172. #define CSL_DEBUGROM_PID4_NEWBITFIELD1_SHIFT (0U)
  173. #define CSL_DEBUGROM_PID4_NEWBITFIELD1_RESETVAL (0x00000000U)
  174. #define CSL_DEBUGROM_PID4_NEWBITFIELD1_MAX (0xffffffffU)
  175. #define CSL_DEBUGROM_PID4_RESETVAL (0x00000000U)
  176. /* PID5 */
  177. #define CSL_DEBUGROM_PID5_NEWBITFIELD1_MASK (0xFFFFFFFFU)
  178. #define CSL_DEBUGROM_PID5_NEWBITFIELD1_SHIFT (0U)
  179. #define CSL_DEBUGROM_PID5_NEWBITFIELD1_RESETVAL (0x00000000U)
  180. #define CSL_DEBUGROM_PID5_NEWBITFIELD1_MAX (0xffffffffU)
  181. #define CSL_DEBUGROM_PID5_RESETVAL (0x00000000U)
  182. /* PID6 */
  183. #define CSL_DEBUGROM_PID6_NEWBITFIELD1_MASK (0xFFFFFFFFU)
  184. #define CSL_DEBUGROM_PID6_NEWBITFIELD1_SHIFT (0U)
  185. #define CSL_DEBUGROM_PID6_NEWBITFIELD1_RESETVAL (0x00000000U)
  186. #define CSL_DEBUGROM_PID6_NEWBITFIELD1_MAX (0xffffffffU)
  187. #define CSL_DEBUGROM_PID6_RESETVAL (0x00000000U)
  188. /* PID7 */
  189. #define CSL_DEBUGROM_PID7_NEWBITFIELD1_MASK (0xFFFFFFFFU)
  190. #define CSL_DEBUGROM_PID7_NEWBITFIELD1_SHIFT (0U)
  191. #define CSL_DEBUGROM_PID7_NEWBITFIELD1_RESETVAL (0x00000000U)
  192. #define CSL_DEBUGROM_PID7_NEWBITFIELD1_MAX (0xffffffffU)
  193. #define CSL_DEBUGROM_PID7_RESETVAL (0x00000000U)
  194. /* PID0 */
  195. #define CSL_DEBUGROM_PID0_NEWBITFIELD1_MASK (0xFFFFFFFFU)
  196. #define CSL_DEBUGROM_PID0_NEWBITFIELD1_SHIFT (0U)
  197. #define CSL_DEBUGROM_PID0_NEWBITFIELD1_RESETVAL (0x00000000U)
  198. #define CSL_DEBUGROM_PID0_NEWBITFIELD1_MAX (0xffffffffU)
  199. #define CSL_DEBUGROM_PID0_RESETVAL (0x00000000U)
  200. /* PID1 */
  201. #define CSL_DEBUGROM_PID1_NEWBITFIELD1_MASK (0xFFFFFFFFU)
  202. #define CSL_DEBUGROM_PID1_NEWBITFIELD1_SHIFT (0U)
  203. #define CSL_DEBUGROM_PID1_NEWBITFIELD1_RESETVAL (0x00000000U)
  204. #define CSL_DEBUGROM_PID1_NEWBITFIELD1_MAX (0xffffffffU)
  205. #define CSL_DEBUGROM_PID1_RESETVAL (0x00000000U)
  206. /* PID2 */
  207. #define CSL_DEBUGROM_PID2_NEWBITFIELD1_MASK (0xFFFFFFFFU)
  208. #define CSL_DEBUGROM_PID2_NEWBITFIELD1_SHIFT (0U)
  209. #define CSL_DEBUGROM_PID2_NEWBITFIELD1_RESETVAL (0x00000000U)
  210. #define CSL_DEBUGROM_PID2_NEWBITFIELD1_MAX (0xffffffffU)
  211. #define CSL_DEBUGROM_PID2_RESETVAL (0x00000000U)
  212. /* PID3 */
  213. #define CSL_DEBUGROM_PID3_NEWBITFIELD1_MASK (0xFFFFFFFFU)
  214. #define CSL_DEBUGROM_PID3_NEWBITFIELD1_SHIFT (0U)
  215. #define CSL_DEBUGROM_PID3_NEWBITFIELD1_RESETVAL (0x00000000U)
  216. #define CSL_DEBUGROM_PID3_NEWBITFIELD1_MAX (0xffffffffU)
  217. #define CSL_DEBUGROM_PID3_RESETVAL (0x00000000U)
  218. /* CID0 */
  219. #define CSL_DEBUGROM_CID0_NEWBITFIELD1_MASK (0xFFFFFFFFU)
  220. #define CSL_DEBUGROM_CID0_NEWBITFIELD1_SHIFT (0U)
  221. #define CSL_DEBUGROM_CID0_NEWBITFIELD1_RESETVAL (0x0000000dU)
  222. #define CSL_DEBUGROM_CID0_NEWBITFIELD1_MAX (0xffffffffU)
  223. #define CSL_DEBUGROM_CID0_RESETVAL (0x0000000dU)
  224. /* CID1 */
  225. #define CSL_DEBUGROM_CID1_NEWBITFIELD1_MASK (0xFFFFFFFFU)
  226. #define CSL_DEBUGROM_CID1_NEWBITFIELD1_SHIFT (0U)
  227. #define CSL_DEBUGROM_CID1_NEWBITFIELD1_RESETVAL (0x00000010U)
  228. #define CSL_DEBUGROM_CID1_NEWBITFIELD1_MAX (0xffffffffU)
  229. #define CSL_DEBUGROM_CID1_RESETVAL (0x00000010U)
  230. /* CID2 */
  231. #define CSL_DEBUGROM_CID2_NEWBITFIELD1_MASK (0xFFFFFFFFU)
  232. #define CSL_DEBUGROM_CID2_NEWBITFIELD1_SHIFT (0U)
  233. #define CSL_DEBUGROM_CID2_NEWBITFIELD1_RESETVAL (0x00000005U)
  234. #define CSL_DEBUGROM_CID2_NEWBITFIELD1_MAX (0xffffffffU)
  235. #define CSL_DEBUGROM_CID2_RESETVAL (0x00000005U)
  236. /* CID3 */
  237. #define CSL_DEBUGROM_CID3_NEWBITFIELD1_MASK (0xFFFFFFFFU)
  238. #define CSL_DEBUGROM_CID3_NEWBITFIELD1_SHIFT (0U)
  239. #define CSL_DEBUGROM_CID3_NEWBITFIELD1_RESETVAL (0x000000b1U)
  240. #define CSL_DEBUGROM_CID3_NEWBITFIELD1_MAX (0xffffffffU)
  241. #define CSL_DEBUGROM_CID3_RESETVAL (0x000000b1U)
  242. #ifdef __cplusplus
  243. }
  244. #endif
  245. #endif