cslr_csstm.h 44 KB

123456789101112131415161718192021222324252627282930313233343536373839404142434445464748495051525354555657585960616263646566676869707172737475767778798081828384858687888990919293949596979899100101102103104105106107108109110111112113114115116117118119120121122123124125126127128129130131132133134135136137138139140141142143144145146147148149150151152153154155156157158159160161162163164165166167168169170171172173174175176177178179180181182183184185186187188189190191192193194195196197198199200201202203204205206207208209210211212213214215216217218219220221222223224225226227228229230231232233234235236237238239240241242243244245246247248249250251252253254255256257258259260261262263264265266267268269270271272273274275276277278279280281282283284285286287288289290291292293294295296297298299300301302303304305306307308309310311312313314315316317318319320321322323324325326327328329330331332333334335336337338339340341342343344345346347348349350351352353354355356357358359360361362363364365366367368369370371372373374375376377378379380381382383384385386387388389390391392393394395396397398399400401402403404405406407408409410411412413414415416417418419420421422423424425426427428429430431432433434435436437438439440441442443444445446447448449450451452453454455456457458459460461462463464465466467468469470471472473474475476477478479480481482483484485486487488489490491492493494495496497498499500501502503504505506507508509510511512513514515516517518519520521522523524525526527528529530531532533534535536537538539540541542543544545546547548549550551552553554555556557558559560561562563564565566567568569570571572573574575576577578579580581582583584585586587588589590591592593594595596597598599600601602603604605606607608609610611612613614615616617618619620621622623624625626627628629630631632633634635636637638639640641642643644645646647648649650651652653654655656657658659660661662663664665666667668669670671672673674675676677678679680681682683684685686687688689690691692693694695696697698699700701702703704705706707708709710711712713714715716717718719720721722723724725726727728729730731732733734735736737738739740741742743744745746747748749750751752753754755756757758759760761762763764765766767768769770771772773774775776777778779780781782783784785786787788789790791792793794795796797798799800801802803804805806807808809810811812813814815816817818819820821822823824825826827828829830831832833834835836837838839840841842843844845846847848849850851852853854855856857858859860861862863864865866867868869870871872873874875876877878879880881882883884885886887888889890891892893894895896897898899900901902903904905906907908909910911912913914915916917918919920921922923924925926927928929930931932933934935936937938939940941942943944945946
  1. /********************************************************************
  2. * Copyright (C) 2013-2014 Texas Instruments Incorporated.
  3. *
  4. * Redistribution and use in source and binary forms, with or without
  5. * modification, are permitted provided that the following conditions
  6. * are met:
  7. *
  8. * Redistributions of source code must retain the above copyright
  9. * notice, this list of conditions and the following disclaimer.
  10. *
  11. * Redistributions in binary form must reproduce the above copyright
  12. * notice, this list of conditions and the following disclaimer in the
  13. * documentation and/or other materials provided with the
  14. * distribution.
  15. *
  16. * Neither the name of Texas Instruments Incorporated nor the names of
  17. * its contributors may be used to endorse or promote products derived
  18. * from this software without specific prior written permission.
  19. *
  20. * THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS
  21. * "AS IS" AND ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT
  22. * LIMITED TO, THE IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR
  23. * A PARTICULAR PURPOSE ARE DISCLAIMED. IN NO EVENT SHALL THE COPYRIGHT
  24. * OWNER OR CONTRIBUTORS BE LIABLE FOR ANY DIRECT, INDIRECT, INCIDENTAL,
  25. * SPECIAL, EXEMPLARY, OR CONSEQUENTIAL DAMAGES (INCLUDING, BUT NOT
  26. * LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS OR SERVICES; LOSS OF USE,
  27. * DATA, OR PROFITS; OR BUSINESS INTERRUPTION) HOWEVER CAUSED AND ON ANY
  28. * THEORY OF LIABILITY, WHETHER IN CONTRACT, STRICT LIABILITY, OR TORT
  29. * (INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY OUT OF THE USE
  30. * OF THIS SOFTWARE, EVEN IF ADVISED OF THE POSSIBILITY OF SUCH DAMAGE.
  31. *
  32. */
  33. #ifndef CSLR_CSSTM_H_
  34. #define CSLR_CSSTM_H_
  35. #ifdef __cplusplus
  36. extern "C"
  37. {
  38. #endif
  39. #include <ti/csl/cslr.h>
  40. #include <ti/csl/tistdtypes.h>
  41. /**************************************************************************
  42. * Register Overlay Structure for __ALL__
  43. **************************************************************************/
  44. typedef struct {
  45. volatile Uint32 STMDMASTARTR;
  46. volatile Uint32 STMDMASTOPR;
  47. volatile Uint32 STMDMASTATR;
  48. volatile Uint32 STMDMACTLR;
  49. volatile Uint8 RSVD0[232];
  50. volatile Uint32 STMDMAIDR;
  51. volatile Uint32 STMHEER;
  52. volatile Uint8 RSVD1[28];
  53. volatile Uint32 STMHETER;
  54. volatile Uint8 RSVD2[64];
  55. volatile Uint32 STMHEMCR;
  56. volatile Uint8 RSVD3[140];
  57. volatile Uint32 STMHEMASTR;
  58. volatile Uint32 STMHEFEAT1R;
  59. volatile Uint32 STMHEIDR;
  60. volatile Uint32 STMSPER;
  61. volatile Uint8 RSVD4[28];
  62. volatile Uint32 STMSPTER;
  63. volatile Uint8 RSVD5[60];
  64. volatile Uint32 STMSPSCR;
  65. volatile Uint32 STMSPMSCR;
  66. volatile Uint32 STMSPOVERRIDER;
  67. volatile Uint32 STMSPMOVERRIDER;
  68. volatile Uint32 STMSPTRIGCSR;
  69. volatile Uint8 RSVD6[12];
  70. volatile Uint32 STMTCSR;
  71. volatile Uint32 STMTSSTIMR;
  72. volatile Uint8 RSVD7[4];
  73. volatile Uint32 STMTSFREQR;
  74. volatile Uint32 STMSYNCR;
  75. volatile Uint32 STMAUXCR;
  76. volatile Uint8 RSVD8[8];
  77. volatile Uint32 STMFEAT1R;
  78. volatile Uint32 STMFEAT2R;
  79. volatile Uint32 STMFEAT3R;
  80. volatile Uint8 RSVD9[84];
  81. volatile Uint32 STMITCTRL;
  82. volatile Uint8 RSVD10[156];
  83. volatile Uint32 STMCLAIMSET;
  84. volatile Uint32 STMCLAIMCLR;
  85. volatile Uint8 RSVD11[8];
  86. volatile Uint32 STMLAR;
  87. volatile Uint32 STMLSR;
  88. volatile Uint32 STMAUTHSTATUS;
  89. volatile Uint8 RSVD12[12];
  90. volatile Uint32 STMDEVID;
  91. volatile Uint32 STMDEVTYPE;
  92. volatile Uint32 STMPIDR4;
  93. volatile Uint8 RSVD13[12];
  94. volatile Uint32 STMPIDR0;
  95. volatile Uint32 STMPIDR1;
  96. volatile Uint32 STMPIDR2;
  97. volatile Uint32 STMPIDR3;
  98. volatile Uint32 STMCIDR0;
  99. volatile Uint32 STMCIDR1;
  100. volatile Uint32 STMCIDR2;
  101. volatile Uint32 STMCIDR3;
  102. } CSL_CsstmRegs;
  103. /**************************************************************************
  104. * Register Macros
  105. **************************************************************************/
  106. /* DMA Transfer Start Register */
  107. #define CSL_CSSTM_STMDMASTARTR (0xC04U)
  108. /* DMA Transfer Stop Register */
  109. #define CSL_CSSTM_STMDMASTOPR (0xC08U)
  110. /* DMA Transfer Status Register */
  111. #define CSL_CSSTM_STMDMASTATR (0xC0CU)
  112. /* DMA Control Register */
  113. #define CSL_CSSTM_STMDMACTLR (0xC10U)
  114. /* DMA ID Register */
  115. #define CSL_CSSTM_STMDMAIDR (0xCFCU)
  116. /* Hardware Event Enable Register */
  117. #define CSL_CSSTM_STMHEER (0xD00U)
  118. /* Hardware Event Trigger Enable Register */
  119. #define CSL_CSSTM_STMHETER (0xD20U)
  120. /* Hardware Event Main Control Register */
  121. #define CSL_CSSTM_STMHEMCR (0xD64U)
  122. /* Hardware Event Master Number Register */
  123. #define CSL_CSSTM_STMHEMASTR (0xDF4U)
  124. /* Hardware Event Features 1 Register */
  125. #define CSL_CSSTM_STMHEFEAT1R (0xDF8U)
  126. /* Hardware Event Features ID Register */
  127. #define CSL_CSSTM_STMHEIDR (0xDFCU)
  128. /* Stimulus Port Enable Register */
  129. #define CSL_CSSTM_STMSPER (0xE00U)
  130. /* Stimulus Port Trigger Enable Register */
  131. #define CSL_CSSTM_STMSPTER (0xE20U)
  132. /* Stimulus Port Select Configuration Register */
  133. #define CSL_CSSTM_STMSPSCR (0xE60U)
  134. /* Stimulus Port Master Select Configuration Register */
  135. #define CSL_CSSTM_STMSPMSCR (0xE64U)
  136. /* Stimulus Port Override Register */
  137. #define CSL_CSSTM_STMSPOVERRIDER (0xE68U)
  138. /* Stimulus Port Master Override Register */
  139. #define CSL_CSSTM_STMSPMOVERRIDER (0xE6CU)
  140. /* Stimulus Port Trigger Control and Status Register */
  141. #define CSL_CSSTM_STMSPTRIGCSR (0xE70U)
  142. /* Trace Control and Status Register */
  143. #define CSL_CSSTM_STMTCSR (0xE80U)
  144. /* Timestamp Stimulus Register */
  145. #define CSL_CSSTM_STMTSSTIMR (0xE84U)
  146. /* Timestamp Frequency Register */
  147. #define CSL_CSSTM_STMTSFREQR (0xE8CU)
  148. /* Synchronization Control Register */
  149. #define CSL_CSSTM_STMSYNCR (0xE90U)
  150. /* Auxiliary Control Register */
  151. #define CSL_CSSTM_STMAUXCR (0xE94U)
  152. /* Features 1 Register */
  153. #define CSL_CSSTM_STMFEAT1R (0xEA0U)
  154. /* Features 2 Register */
  155. #define CSL_CSSTM_STMFEAT2R (0xEA4U)
  156. /* Features 3 Register */
  157. #define CSL_CSSTM_STMFEAT3R (0xEA8U)
  158. /* Integration Mode Control Register */
  159. #define CSL_CSSTM_STMITCTRL (0xF00U)
  160. /* Claim Tag Set Register */
  161. #define CSL_CSSTM_STMCLAIMSET (0xFA0U)
  162. /* Claim Tag Clear Register */
  163. #define CSL_CSSTM_STMCLAIMCLR (0xFA4U)
  164. /* Lock Access Register */
  165. #define CSL_CSSTM_STMLAR (0xFB0U)
  166. /* Lock Status Register */
  167. #define CSL_CSSTM_STMLSR (0xFB4U)
  168. /* Authentication Status Register */
  169. #define CSL_CSSTM_STMAUTHSTATUS (0xFB8U)
  170. /* Device Configuration Register */
  171. #define CSL_CSSTM_STMDEVID (0xFC8U)
  172. /* Device Type Register */
  173. #define CSL_CSSTM_STMDEVTYPE (0xFCCU)
  174. /* Peripheral ID Registers */
  175. #define CSL_CSSTM_STMPIDR4 (0xFD0U)
  176. /* Peripheral ID Registers */
  177. #define CSL_CSSTM_STMPIDR0 (0xFE0U)
  178. /* Peripheral ID Registers */
  179. #define CSL_CSSTM_STMPIDR1 (0xFE4U)
  180. /* Peripheral ID Registers */
  181. #define CSL_CSSTM_STMPIDR2 (0xFE8U)
  182. /* Peripheral ID Registers */
  183. #define CSL_CSSTM_STMPIDR3 (0xFECU)
  184. /* Component ID Registers */
  185. #define CSL_CSSTM_STMCIDR0 (0xFF0U)
  186. /* Component ID Registers */
  187. #define CSL_CSSTM_STMCIDR1 (0xFF4U)
  188. /* Component ID Registers */
  189. #define CSL_CSSTM_STMCIDR2 (0xFF8U)
  190. /* Component ID Registers */
  191. #define CSL_CSSTM_STMCIDR3 (0xFFCU)
  192. /**************************************************************************
  193. * Field Definition Macros
  194. **************************************************************************/
  195. /* STMDMASTARTR */
  196. #define CSL_CSSTM_STMDMASTARTR_START_MASK (0x00000001U)
  197. #define CSL_CSSTM_STMDMASTARTR_START_SHIFT (0U)
  198. #define CSL_CSSTM_STMDMASTARTR_START_RESETVAL (0x00000000U)
  199. #define CSL_CSSTM_STMDMASTARTR_START_MAX (0x00000001U)
  200. #define CSL_CSSTM_STMDMASTARTR_RESETVAL (0x00000000U)
  201. /* STMDMASTOPR */
  202. #define CSL_CSSTM_STMDMASTOPR_STOP_MASK (0x00000001U)
  203. #define CSL_CSSTM_STMDMASTOPR_STOP_SHIFT (0U)
  204. #define CSL_CSSTM_STMDMASTOPR_STOP_RESETVAL (0x00000000U)
  205. #define CSL_CSSTM_STMDMASTOPR_STOP_MAX (0x00000001U)
  206. #define CSL_CSSTM_STMDMASTOPR_RESETVAL (0x00000000U)
  207. /* STMDMASTATR */
  208. #define CSL_CSSTM_STMDMASTATR_STATUS_MASK (0x00000001U)
  209. #define CSL_CSSTM_STMDMASTATR_STATUS_SHIFT (0U)
  210. #define CSL_CSSTM_STMDMASTATR_STATUS_RESETVAL (0x00000000U)
  211. #define CSL_CSSTM_STMDMASTATR_STATUS_MAX (0x00000001U)
  212. #define CSL_CSSTM_STMDMASTATR_RESETVAL (0x00000000U)
  213. /* STMDMACTLR */
  214. #define CSL_CSSTM_STMDMACTLR_SENS_MASK (0x0000000FU)
  215. #define CSL_CSSTM_STMDMACTLR_SENS_SHIFT (0U)
  216. #define CSL_CSSTM_STMDMACTLR_SENS_RESETVAL (0x00000000U)
  217. #define CSL_CSSTM_STMDMACTLR_SENS_MAX (0x0000000fU)
  218. #define CSL_CSSTM_STMDMACTLR_RESETVAL (0x00000000U)
  219. /* STMDMAIDR */
  220. #define CSL_CSSTM_STMDMAIDR_CLASS_MASK (0x0000000FU)
  221. #define CSL_CSSTM_STMDMAIDR_CLASS_SHIFT (0U)
  222. #define CSL_CSSTM_STMDMAIDR_CLASS_RESETVAL (0x00000000U)
  223. #define CSL_CSSTM_STMDMAIDR_CLASS_MAX (0x0000000fU)
  224. #define CSL_CSSTM_STMDMAIDR_CLASSREV_MASK (0x000000F0U)
  225. #define CSL_CSSTM_STMDMAIDR_CLASSREV_SHIFT (4U)
  226. #define CSL_CSSTM_STMDMAIDR_CLASSREV_RESETVAL (0x00000000U)
  227. #define CSL_CSSTM_STMDMAIDR_CLASSREV_MAX (0x0000000fU)
  228. #define CSL_CSSTM_STMDMAIDR_VENDSPEC_MASK (0x00000F00U)
  229. #define CSL_CSSTM_STMDMAIDR_VENDSPEC_SHIFT (8U)
  230. #define CSL_CSSTM_STMDMAIDR_VENDSPEC_RESETVAL (0x00000000U)
  231. #define CSL_CSSTM_STMDMAIDR_VENDSPEC_MAX (0x0000000fU)
  232. #define CSL_CSSTM_STMDMAIDR_RESETVAL (0x00000000U)
  233. /* STMHEER */
  234. #define CSL_CSSTM_STMHEER_HEE_MASK (0xFFFFFFFFU)
  235. #define CSL_CSSTM_STMHEER_HEE_SHIFT (0U)
  236. #define CSL_CSSTM_STMHEER_HEE_RESETVAL (0x00000000U)
  237. #define CSL_CSSTM_STMHEER_HEE_MAX (0xffffffffU)
  238. #define CSL_CSSTM_STMHEER_RESETVAL (0x00000000U)
  239. /* STMHETER */
  240. #define CSL_CSSTM_STMHETER_HETE_MASK (0xFFFFFFFFU)
  241. #define CSL_CSSTM_STMHETER_HETE_SHIFT (0U)
  242. #define CSL_CSSTM_STMHETER_HETE_RESETVAL (0x00000000U)
  243. #define CSL_CSSTM_STMHETER_HETE_MAX (0xffffffffU)
  244. #define CSL_CSSTM_STMHETER_RESETVAL (0x00000000U)
  245. /* STMHEMCR */
  246. #define CSL_CSSTM_STMHEMCR_EN_MASK (0x00000001U)
  247. #define CSL_CSSTM_STMHEMCR_EN_SHIFT (0U)
  248. #define CSL_CSSTM_STMHEMCR_EN_RESETVAL (0x00000000U)
  249. #define CSL_CSSTM_STMHEMCR_EN_MAX (0x00000001U)
  250. #define CSL_CSSTM_STMHEMCR_COMPEN_MASK (0x00000002U)
  251. #define CSL_CSSTM_STMHEMCR_COMPEN_SHIFT (1U)
  252. #define CSL_CSSTM_STMHEMCR_COMPEN_RESETVAL (0x00000000U)
  253. #define CSL_CSSTM_STMHEMCR_COMPEN_MAX (0x00000001U)
  254. #define CSL_CSSTM_STMHEMCR_ERRDETECT_MASK (0x00000004U)
  255. #define CSL_CSSTM_STMHEMCR_ERRDETECT_SHIFT (2U)
  256. #define CSL_CSSTM_STMHEMCR_ERRDETECT_RESETVAL (0x00000000U)
  257. #define CSL_CSSTM_STMHEMCR_ERRDETECT_MAX (0x00000001U)
  258. #define CSL_CSSTM_STMHEMCR_TRIGCTL_MASK (0x00000010U)
  259. #define CSL_CSSTM_STMHEMCR_TRIGCTL_SHIFT (4U)
  260. #define CSL_CSSTM_STMHEMCR_TRIGCTL_RESETVAL (0x00000000U)
  261. #define CSL_CSSTM_STMHEMCR_TRIGCTL_MAX (0x00000001U)
  262. #define CSL_CSSTM_STMHEMCR_TRIGSTATUS_MASK (0x00000020U)
  263. #define CSL_CSSTM_STMHEMCR_TRIGSTATUS_SHIFT (5U)
  264. #define CSL_CSSTM_STMHEMCR_TRIGSTATUS_RESETVAL (0x00000000U)
  265. #define CSL_CSSTM_STMHEMCR_TRIGSTATUS_MAX (0x00000001U)
  266. #define CSL_CSSTM_STMHEMCR_TRIGCLEAR_MASK (0x00000040U)
  267. #define CSL_CSSTM_STMHEMCR_TRIGCLEAR_SHIFT (6U)
  268. #define CSL_CSSTM_STMHEMCR_TRIGCLEAR_RESETVAL (0x00000000U)
  269. #define CSL_CSSTM_STMHEMCR_TRIGCLEAR_MAX (0x00000001U)
  270. #define CSL_CSSTM_STMHEMCR_ATBTRIGEN_MASK (0x00000080U)
  271. #define CSL_CSSTM_STMHEMCR_ATBTRIGEN_SHIFT (7U)
  272. #define CSL_CSSTM_STMHEMCR_ATBTRIGEN_RESETVAL (0x00000000U)
  273. #define CSL_CSSTM_STMHEMCR_ATBTRIGEN_MAX (0x00000001U)
  274. #define CSL_CSSTM_STMHEMCR_RESETVAL (0x00000000U)
  275. /* STMHEMASTR */
  276. #define CSL_CSSTM_STMHEMASTR_MASTER_MASK (0x0000FFFFU)
  277. #define CSL_CSSTM_STMHEMASTR_MASTER_SHIFT (0U)
  278. #define CSL_CSSTM_STMHEMASTR_MASTER_RESETVAL (0x00000000U)
  279. #define CSL_CSSTM_STMHEMASTR_MASTER_MAX (0x0000ffffU)
  280. #define CSL_CSSTM_STMHEMASTR_RESETVAL (0x00000000U)
  281. /* STMHEFEAT1R */
  282. #define CSL_CSSTM_STMHEFEAT1R_HETER_MASK (0x00000001U)
  283. #define CSL_CSSTM_STMHEFEAT1R_HETER_SHIFT (0U)
  284. #define CSL_CSSTM_STMHEFEAT1R_HETER_RESETVAL (0x00000000U)
  285. #define CSL_CSSTM_STMHEFEAT1R_HETER_MAX (0x00000001U)
  286. #define CSL_CSSTM_STMHEFEAT1R_HEERR_MASK (0x00000004U)
  287. #define CSL_CSSTM_STMHEFEAT1R_HEERR_SHIFT (2U)
  288. #define CSL_CSSTM_STMHEFEAT1R_HEERR_RESETVAL (0x00000000U)
  289. #define CSL_CSSTM_STMHEFEAT1R_HEERR_MAX (0x00000001U)
  290. #define CSL_CSSTM_STMHEFEAT1R_HEMASTR_MASK (0x00000008U)
  291. #define CSL_CSSTM_STMHEFEAT1R_HEMASTR_SHIFT (3U)
  292. #define CSL_CSSTM_STMHEFEAT1R_HEMASTR_RESETVAL (0x00000000U)
  293. #define CSL_CSSTM_STMHEFEAT1R_HEMASTR_MAX (0x00000001U)
  294. #define CSL_CSSTM_STMHEFEAT1R_HECOMP_MASK (0x00000030U)
  295. #define CSL_CSSTM_STMHEFEAT1R_HECOMP_SHIFT (4U)
  296. #define CSL_CSSTM_STMHEFEAT1R_HECOMP_RESETVAL (0x00000000U)
  297. #define CSL_CSSTM_STMHEFEAT1R_HECOMP_MAX (0x00000003U)
  298. #define CSL_CSSTM_STMHEFEAT1R_NUMHE_MASK (0x00FF8000U)
  299. #define CSL_CSSTM_STMHEFEAT1R_NUMHE_SHIFT (15U)
  300. #define CSL_CSSTM_STMHEFEAT1R_NUMHE_RESETVAL (0x00000000U)
  301. #define CSL_CSSTM_STMHEFEAT1R_NUMHE_MAX (0x000001ffU)
  302. #define CSL_CSSTM_STMHEFEAT1R_RESETVAL (0x00000000U)
  303. /* STMHEIDR */
  304. #define CSL_CSSTM_STMHEIDR_CLASS_MASK (0x0000000FU)
  305. #define CSL_CSSTM_STMHEIDR_CLASS_SHIFT (0U)
  306. #define CSL_CSSTM_STMHEIDR_CLASS_RESETVAL (0x00000000U)
  307. #define CSL_CSSTM_STMHEIDR_CLASS_MAX (0x0000000fU)
  308. #define CSL_CSSTM_STMHEIDR_CLASSREV_MASK (0x000000F0U)
  309. #define CSL_CSSTM_STMHEIDR_CLASSREV_SHIFT (4U)
  310. #define CSL_CSSTM_STMHEIDR_CLASSREV_RESETVAL (0x00000000U)
  311. #define CSL_CSSTM_STMHEIDR_CLASSREV_MAX (0x0000000fU)
  312. #define CSL_CSSTM_STMHEIDR_VENDSPEC_MASK (0x00000F00U)
  313. #define CSL_CSSTM_STMHEIDR_VENDSPEC_SHIFT (8U)
  314. #define CSL_CSSTM_STMHEIDR_VENDSPEC_RESETVAL (0x00000000U)
  315. #define CSL_CSSTM_STMHEIDR_VENDSPEC_MAX (0x0000000fU)
  316. #define CSL_CSSTM_STMHEIDR_RESETVAL (0x00000000U)
  317. /* STMSPER */
  318. #define CSL_CSSTM_STMSPER_SPE_MASK (0xFFFFFFFFU)
  319. #define CSL_CSSTM_STMSPER_SPE_SHIFT (0U)
  320. #define CSL_CSSTM_STMSPER_SPE_RESETVAL (0x00000000U)
  321. #define CSL_CSSTM_STMSPER_SPE_MAX (0xffffffffU)
  322. #define CSL_CSSTM_STMSPER_RESETVAL (0x00000000U)
  323. /* STMSPTER */
  324. #define CSL_CSSTM_STMSPTER_SPTE_MASK (0xFFFFFFFFU)
  325. #define CSL_CSSTM_STMSPTER_SPTE_SHIFT (0U)
  326. #define CSL_CSSTM_STMSPTER_SPTE_RESETVAL (0x00000000U)
  327. #define CSL_CSSTM_STMSPTER_SPTE_MAX (0xffffffffU)
  328. #define CSL_CSSTM_STMSPTER_RESETVAL (0x00000000U)
  329. /* STMSPSCR */
  330. #define CSL_CSSTM_STMSPSCR_PORTSEL_MASK (0xFFF00000U)
  331. #define CSL_CSSTM_STMSPSCR_PORTSEL_SHIFT (20U)
  332. #define CSL_CSSTM_STMSPSCR_PORTSEL_RESETVAL (0x00000000U)
  333. #define CSL_CSSTM_STMSPSCR_PORTSEL_MAX (0x00000fffU)
  334. #define CSL_CSSTM_STMSPSCR_PORTCTL_MASK (0x00000003U)
  335. #define CSL_CSSTM_STMSPSCR_PORTCTL_SHIFT (0U)
  336. #define CSL_CSSTM_STMSPSCR_PORTCTL_RESETVAL (0x00000000U)
  337. #define CSL_CSSTM_STMSPSCR_PORTCTL_MAX (0x00000003U)
  338. #define CSL_CSSTM_STMSPSCR_RESETVAL (0x00000000U)
  339. /* STMSPMSCR */
  340. #define CSL_CSSTM_STMSPMSCR_MASTSEL_MASK (0xFFFF8000U)
  341. #define CSL_CSSTM_STMSPMSCR_MASTSEL_SHIFT (15U)
  342. #define CSL_CSSTM_STMSPMSCR_MASTSEL_RESETVAL (0x00000000U)
  343. #define CSL_CSSTM_STMSPMSCR_MASTSEL_MAX (0x0001ffffU)
  344. #define CSL_CSSTM_STMSPMSCR_MASTCTL_MASK (0x00000001U)
  345. #define CSL_CSSTM_STMSPMSCR_MASTCTL_SHIFT (0U)
  346. #define CSL_CSSTM_STMSPMSCR_MASTCTL_RESETVAL (0x00000000U)
  347. #define CSL_CSSTM_STMSPMSCR_MASTCTL_MAX (0x00000001U)
  348. #define CSL_CSSTM_STMSPMSCR_RESETVAL (0x00000000U)
  349. /* STMSPOVERRIDER */
  350. #define CSL_CSSTM_STMSPOVERRIDER_PORTSEL_MASK (0xFFFF8000U)
  351. #define CSL_CSSTM_STMSPOVERRIDER_PORTSEL_SHIFT (15U)
  352. #define CSL_CSSTM_STMSPOVERRIDER_PORTSEL_RESETVAL (0x00000000U)
  353. #define CSL_CSSTM_STMSPOVERRIDER_PORTSEL_MAX (0x0001ffffU)
  354. #define CSL_CSSTM_STMSPOVERRIDER_OVERTS_MASK (0x00000004U)
  355. #define CSL_CSSTM_STMSPOVERRIDER_OVERTS_SHIFT (2U)
  356. #define CSL_CSSTM_STMSPOVERRIDER_OVERTS_RESETVAL (0x00000000U)
  357. #define CSL_CSSTM_STMSPOVERRIDER_OVERTS_MAX (0x00000001U)
  358. #define CSL_CSSTM_STMSPOVERRIDER_OVERCTL_MASK (0x00000003U)
  359. #define CSL_CSSTM_STMSPOVERRIDER_OVERCTL_SHIFT (0U)
  360. #define CSL_CSSTM_STMSPOVERRIDER_OVERCTL_RESETVAL (0x00000000U)
  361. #define CSL_CSSTM_STMSPOVERRIDER_OVERCTL_MAX (0x00000003U)
  362. #define CSL_CSSTM_STMSPOVERRIDER_RESETVAL (0x00000000U)
  363. /* STMSPMOVERRIDER */
  364. #define CSL_CSSTM_STMSPMOVERRIDER_MASTSEL_MASK (0xFFFF8000U)
  365. #define CSL_CSSTM_STMSPMOVERRIDER_MASTSEL_SHIFT (15U)
  366. #define CSL_CSSTM_STMSPMOVERRIDER_MASTSEL_RESETVAL (0x00000000U)
  367. #define CSL_CSSTM_STMSPMOVERRIDER_MASTSEL_MAX (0x0001ffffU)
  368. #define CSL_CSSTM_STMSPMOVERRIDER_MASTCTL_MASK (0x00000001U)
  369. #define CSL_CSSTM_STMSPMOVERRIDER_MASTCTL_SHIFT (0U)
  370. #define CSL_CSSTM_STMSPMOVERRIDER_MASTCTL_RESETVAL (0x00000000U)
  371. #define CSL_CSSTM_STMSPMOVERRIDER_MASTCTL_MAX (0x00000001U)
  372. #define CSL_CSSTM_STMSPMOVERRIDER_RESETVAL (0x00000000U)
  373. /* STMSPTRIGCSR */
  374. #define CSL_CSSTM_STMSPTRIGCSR_ATBTRIGEN_DIR_MASK (0x00000010U)
  375. #define CSL_CSSTM_STMSPTRIGCSR_ATBTRIGEN_DIR_SHIFT (4U)
  376. #define CSL_CSSTM_STMSPTRIGCSR_ATBTRIGEN_DIR_RESETVAL (0x00000000U)
  377. #define CSL_CSSTM_STMSPTRIGCSR_ATBTRIGEN_DIR_MAX (0x00000001U)
  378. #define CSL_CSSTM_STMSPTRIGCSR_ATBTRIGEN_TE_MASK (0x00000008U)
  379. #define CSL_CSSTM_STMSPTRIGCSR_ATBTRIGEN_TE_SHIFT (3U)
  380. #define CSL_CSSTM_STMSPTRIGCSR_ATBTRIGEN_TE_RESETVAL (0x00000000U)
  381. #define CSL_CSSTM_STMSPTRIGCSR_ATBTRIGEN_TE_MAX (0x00000001U)
  382. #define CSL_CSSTM_STMSPTRIGCSR_TRIGCLEAR_MASK (0x00000004U)
  383. #define CSL_CSSTM_STMSPTRIGCSR_TRIGCLEAR_SHIFT (2U)
  384. #define CSL_CSSTM_STMSPTRIGCSR_TRIGCLEAR_RESETVAL (0x00000000U)
  385. #define CSL_CSSTM_STMSPTRIGCSR_TRIGCLEAR_MAX (0x00000001U)
  386. #define CSL_CSSTM_STMSPTRIGCSR_TRIGSTATUS_MASK (0x00000002U)
  387. #define CSL_CSSTM_STMSPTRIGCSR_TRIGSTATUS_SHIFT (1U)
  388. #define CSL_CSSTM_STMSPTRIGCSR_TRIGSTATUS_RESETVAL (0x00000000U)
  389. #define CSL_CSSTM_STMSPTRIGCSR_TRIGSTATUS_MAX (0x00000001U)
  390. #define CSL_CSSTM_STMSPTRIGCSR_TRIGCTL_MASK (0x00000001U)
  391. #define CSL_CSSTM_STMSPTRIGCSR_TRIGCTL_SHIFT (0U)
  392. #define CSL_CSSTM_STMSPTRIGCSR_TRIGCTL_RESETVAL (0x00000000U)
  393. #define CSL_CSSTM_STMSPTRIGCSR_TRIGCTL_MAX (0x00000001U)
  394. #define CSL_CSSTM_STMSPTRIGCSR_RESETVAL (0x00000000U)
  395. /* STMTCSR */
  396. #define CSL_CSSTM_STMTCSR_BUSY_MASK (0x00800000U)
  397. #define CSL_CSSTM_STMTCSR_BUSY_SHIFT (23U)
  398. #define CSL_CSSTM_STMTCSR_BUSY_RESETVAL (0x00000000U)
  399. #define CSL_CSSTM_STMTCSR_BUSY_MAX (0x00000001U)
  400. #define CSL_CSSTM_STMTCSR_TRACEID_MASK (0x007F0000U)
  401. #define CSL_CSSTM_STMTCSR_TRACEID_SHIFT (16U)
  402. #define CSL_CSSTM_STMTCSR_TRACEID_RESETVAL (0x00000000U)
  403. #define CSL_CSSTM_STMTCSR_TRACEID_MAX (0x0000007fU)
  404. #define CSL_CSSTM_STMTCSR_COMPEN_MASK (0x00000020U)
  405. #define CSL_CSSTM_STMTCSR_COMPEN_SHIFT (5U)
  406. #define CSL_CSSTM_STMTCSR_COMPEN_RESETVAL (0x00000000U)
  407. #define CSL_CSSTM_STMTCSR_COMPEN_MAX (0x00000001U)
  408. #define CSL_CSSTM_STMTCSR_SYNCEN_MASK (0x00000004U)
  409. #define CSL_CSSTM_STMTCSR_SYNCEN_SHIFT (2U)
  410. #define CSL_CSSTM_STMTCSR_SYNCEN_RESETVAL (0x00000000U)
  411. #define CSL_CSSTM_STMTCSR_SYNCEN_MAX (0x00000001U)
  412. #define CSL_CSSTM_STMTCSR_TSEN_MASK (0x00000002U)
  413. #define CSL_CSSTM_STMTCSR_TSEN_SHIFT (1U)
  414. #define CSL_CSSTM_STMTCSR_TSEN_RESETVAL (0x00000000U)
  415. #define CSL_CSSTM_STMTCSR_TSEN_MAX (0x00000001U)
  416. #define CSL_CSSTM_STMTCSR_EN_MASK (0x00000001U)
  417. #define CSL_CSSTM_STMTCSR_EN_SHIFT (0U)
  418. #define CSL_CSSTM_STMTCSR_EN_RESETVAL (0x00000000U)
  419. #define CSL_CSSTM_STMTCSR_EN_MAX (0x00000001U)
  420. #define CSL_CSSTM_STMTCSR_RESETVAL (0x00000000U)
  421. /* STMTSSTIMR */
  422. #define CSL_CSSTM_STMTSSTIMR_FORCETS_MASK (0x00000001U)
  423. #define CSL_CSSTM_STMTSSTIMR_FORCETS_SHIFT (0U)
  424. #define CSL_CSSTM_STMTSSTIMR_FORCETS_RESETVAL (0x00000000U)
  425. #define CSL_CSSTM_STMTSSTIMR_FORCETS_MAX (0x00000001U)
  426. #define CSL_CSSTM_STMTSSTIMR_RESETVAL (0x00000000U)
  427. /* STMTSFREQR */
  428. #define CSL_CSSTM_STMTSFREQR_FREQ_MASK (0xFFFFFFFFU)
  429. #define CSL_CSSTM_STMTSFREQR_FREQ_SHIFT (0U)
  430. #define CSL_CSSTM_STMTSFREQR_FREQ_RESETVAL (0x00000000U)
  431. #define CSL_CSSTM_STMTSFREQR_FREQ_MAX (0xffffffffU)
  432. #define CSL_CSSTM_STMTSFREQR_RESETVAL (0x00000000U)
  433. /* STMSYNCR */
  434. #define CSL_CSSTM_STMSYNCR_MODE_MASK (0x00001000U)
  435. #define CSL_CSSTM_STMSYNCR_MODE_SHIFT (12U)
  436. #define CSL_CSSTM_STMSYNCR_MODE_RESETVAL (0x00000000U)
  437. #define CSL_CSSTM_STMSYNCR_MODE_MAX (0x00000001U)
  438. #define CSL_CSSTM_STMSYNCR_COUNT_MASK (0x00000FFFU)
  439. #define CSL_CSSTM_STMSYNCR_COUNT_SHIFT (0U)
  440. #define CSL_CSSTM_STMSYNCR_COUNT_RESETVAL (0x00000000U)
  441. #define CSL_CSSTM_STMSYNCR_COUNT_MAX (0x00000fffU)
  442. #define CSL_CSSTM_STMSYNCR_RESETVAL (0x00000000U)
  443. /* STMAUXCR */
  444. #define CSL_CSSTM_STMAUXCR_FIFOAF_MASK (0x00000001U)
  445. #define CSL_CSSTM_STMAUXCR_FIFOAF_SHIFT (0U)
  446. #define CSL_CSSTM_STMAUXCR_FIFOAF_RESETVAL (0x00000000U)
  447. #define CSL_CSSTM_STMAUXCR_FIFOAF_MAX (0x00000001U)
  448. #define CSL_CSSTM_STMAUXCR_ASYNCPE_MASK (0x00000002U)
  449. #define CSL_CSSTM_STMAUXCR_ASYNCPE_SHIFT (1U)
  450. #define CSL_CSSTM_STMAUXCR_ASYNCPE_RESETVAL (0x00000000U)
  451. #define CSL_CSSTM_STMAUXCR_ASYNCPE_MAX (0x00000001U)
  452. #define CSL_CSSTM_STMAUXCR_PRIORINVDIS_MASK (0x00000004U)
  453. #define CSL_CSSTM_STMAUXCR_PRIORINVDIS_SHIFT (2U)
  454. #define CSL_CSSTM_STMAUXCR_PRIORINVDIS_RESETVAL (0x00000000U)
  455. #define CSL_CSSTM_STMAUXCR_PRIORINVDIS_MAX (0x00000001U)
  456. #define CSL_CSSTM_STMAUXCR_CLKON_MASK (0x00000008U)
  457. #define CSL_CSSTM_STMAUXCR_CLKON_SHIFT (3U)
  458. #define CSL_CSSTM_STMAUXCR_CLKON_RESETVAL (0x00000000U)
  459. #define CSL_CSSTM_STMAUXCR_CLKON_MAX (0x00000001U)
  460. #define CSL_CSSTM_STMAUXCR_AFREADYHIGH_MASK (0x00000010U)
  461. #define CSL_CSSTM_STMAUXCR_AFREADYHIGH_SHIFT (4U)
  462. #define CSL_CSSTM_STMAUXCR_AFREADYHIGH_RESETVAL (0x00000000U)
  463. #define CSL_CSSTM_STMAUXCR_AFREADYHIGH_MAX (0x00000001U)
  464. #define CSL_CSSTM_STMAUXCR_RESETVAL (0x00000000U)
  465. /* STMFEAT1R */
  466. #define CSL_CSSTM_STMFEAT1R_PROT_MASK (0x0000000FU)
  467. #define CSL_CSSTM_STMFEAT1R_PROT_SHIFT (0U)
  468. #define CSL_CSSTM_STMFEAT1R_PROT_RESETVAL (0x00000000U)
  469. #define CSL_CSSTM_STMFEAT1R_PROT_MAX (0x0000000fU)
  470. #define CSL_CSSTM_STMFEAT1R_TS_MASK (0x00000030U)
  471. #define CSL_CSSTM_STMFEAT1R_TS_SHIFT (4U)
  472. #define CSL_CSSTM_STMFEAT1R_TS_RESETVAL (0x00000000U)
  473. #define CSL_CSSTM_STMFEAT1R_TS_MAX (0x00000003U)
  474. #define CSL_CSSTM_STMFEAT1R_TSFREQ_MASK (0x00000040U)
  475. #define CSL_CSSTM_STMFEAT1R_TSFREQ_SHIFT (6U)
  476. #define CSL_CSSTM_STMFEAT1R_TSFREQ_RESETVAL (0x00000000U)
  477. #define CSL_CSSTM_STMFEAT1R_TSFREQ_MAX (0x00000001U)
  478. #define CSL_CSSTM_STMFEAT1R_FORCETS_MASK (0x00000080U)
  479. #define CSL_CSSTM_STMFEAT1R_FORCETS_SHIFT (7U)
  480. #define CSL_CSSTM_STMFEAT1R_FORCETS_RESETVAL (0x00000000U)
  481. #define CSL_CSSTM_STMFEAT1R_FORCETS_MAX (0x00000001U)
  482. #define CSL_CSSTM_STMFEAT1R_SYNC_MASK (0x00000300U)
  483. #define CSL_CSSTM_STMFEAT1R_SYNC_SHIFT (8U)
  484. #define CSL_CSSTM_STMFEAT1R_SYNC_RESETVAL (0x00000000U)
  485. #define CSL_CSSTM_STMFEAT1R_SYNC_MAX (0x00000003U)
  486. #define CSL_CSSTM_STMFEAT1R_TRACEBUS_MASK (0x00003C00U)
  487. #define CSL_CSSTM_STMFEAT1R_TRACEBUS_SHIFT (10U)
  488. #define CSL_CSSTM_STMFEAT1R_TRACEBUS_RESETVAL (0x00000000U)
  489. #define CSL_CSSTM_STMFEAT1R_TRACEBUS_MAX (0x0000000fU)
  490. #define CSL_CSSTM_STMFEAT1R_TRIGCTL_MASK (0x0000C000U)
  491. #define CSL_CSSTM_STMFEAT1R_TRIGCTL_SHIFT (14U)
  492. #define CSL_CSSTM_STMFEAT1R_TRIGCTL_RESETVAL (0x00000000U)
  493. #define CSL_CSSTM_STMFEAT1R_TRIGCTL_MAX (0x00000003U)
  494. #define CSL_CSSTM_STMFEAT1R_TSPRESCALE_MASK (0x00030000U)
  495. #define CSL_CSSTM_STMFEAT1R_TSPRESCALE_SHIFT (16U)
  496. #define CSL_CSSTM_STMFEAT1R_TSPRESCALE_RESETVAL (0x00000000U)
  497. #define CSL_CSSTM_STMFEAT1R_TSPRESCALE_MAX (0x00000003U)
  498. #define CSL_CSSTM_STMFEAT1R_HWTEN_MASK (0x000C0000U)
  499. #define CSL_CSSTM_STMFEAT1R_HWTEN_SHIFT (18U)
  500. #define CSL_CSSTM_STMFEAT1R_HWTEN_RESETVAL (0x00000000U)
  501. #define CSL_CSSTM_STMFEAT1R_HWTEN_MAX (0x00000003U)
  502. #define CSL_CSSTM_STMFEAT1R_SYNCEN_MASK (0x00300000U)
  503. #define CSL_CSSTM_STMFEAT1R_SYNCEN_SHIFT (20U)
  504. #define CSL_CSSTM_STMFEAT1R_SYNCEN_RESETVAL (0x00000000U)
  505. #define CSL_CSSTM_STMFEAT1R_SYNCEN_MAX (0x00000003U)
  506. #define CSL_CSSTM_STMFEAT1R_SWOEN_MASK (0x00C00000U)
  507. #define CSL_CSSTM_STMFEAT1R_SWOEN_SHIFT (22U)
  508. #define CSL_CSSTM_STMFEAT1R_SWOEN_RESETVAL (0x00000000U)
  509. #define CSL_CSSTM_STMFEAT1R_SWOEN_MAX (0x00000003U)
  510. #define CSL_CSSTM_STMFEAT1R_RESETVAL (0x00000000U)
  511. /* STMFEAT2R */
  512. #define CSL_CSSTM_STMFEAT2R_SPTER_MASK (0x00000003U)
  513. #define CSL_CSSTM_STMFEAT2R_SPTER_SHIFT (0U)
  514. #define CSL_CSSTM_STMFEAT2R_SPTER_RESETVAL (0x00000000U)
  515. #define CSL_CSSTM_STMFEAT2R_SPTER_MAX (0x00000003U)
  516. #define CSL_CSSTM_STMFEAT2R_SPER_MASK (0x00000004U)
  517. #define CSL_CSSTM_STMFEAT2R_SPER_SHIFT (2U)
  518. #define CSL_CSSTM_STMFEAT2R_SPER_RESETVAL (0x00000000U)
  519. #define CSL_CSSTM_STMFEAT2R_SPER_MAX (0x00000001U)
  520. #define CSL_CSSTM_STMFEAT2R_SPCOMP_MASK (0x00000030U)
  521. #define CSL_CSSTM_STMFEAT2R_SPCOMP_SHIFT (4U)
  522. #define CSL_CSSTM_STMFEAT2R_SPCOMP_RESETVAL (0x00000000U)
  523. #define CSL_CSSTM_STMFEAT2R_SPCOMP_MAX (0x00000003U)
  524. #define CSL_CSSTM_STMFEAT2R_SPOVERRIDE_MASK (0x00000040U)
  525. #define CSL_CSSTM_STMFEAT2R_SPOVERRIDE_SHIFT (6U)
  526. #define CSL_CSSTM_STMFEAT2R_SPOVERRIDE_RESETVAL (0x00000000U)
  527. #define CSL_CSSTM_STMFEAT2R_SPOVERRIDE_MAX (0x00000001U)
  528. #define CSL_CSSTM_STMFEAT2R_PRIVMASK_MASK (0x00000180U)
  529. #define CSL_CSSTM_STMFEAT2R_PRIVMASK_SHIFT (7U)
  530. #define CSL_CSSTM_STMFEAT2R_PRIVMASK_RESETVAL (0x00000000U)
  531. #define CSL_CSSTM_STMFEAT2R_PRIVMASK_MAX (0x00000003U)
  532. #define CSL_CSSTM_STMFEAT2R_SPTRTYPE_MASK (0x00000600U)
  533. #define CSL_CSSTM_STMFEAT2R_SPTRTYPE_SHIFT (9U)
  534. #define CSL_CSSTM_STMFEAT2R_SPTRTYPE_RESETVAL (0x00000000U)
  535. #define CSL_CSSTM_STMFEAT2R_SPTRTYPE_MAX (0x00000003U)
  536. #define CSL_CSSTM_STMFEAT2R_DSIZE_MASK (0x0000F000U)
  537. #define CSL_CSSTM_STMFEAT2R_DSIZE_SHIFT (12U)
  538. #define CSL_CSSTM_STMFEAT2R_DSIZE_RESETVAL (0x00000000U)
  539. #define CSL_CSSTM_STMFEAT2R_DSIZE_MAX (0x0000000fU)
  540. #define CSL_CSSTM_STMFEAT2R_SPTYPE_MASK (0x00030000U)
  541. #define CSL_CSSTM_STMFEAT2R_SPTYPE_SHIFT (16U)
  542. #define CSL_CSSTM_STMFEAT2R_SPTYPE_RESETVAL (0x00000000U)
  543. #define CSL_CSSTM_STMFEAT2R_SPTYPE_MAX (0x00000003U)
  544. #define CSL_CSSTM_STMFEAT2R_RESETVAL (0x00000000U)
  545. /* STMFEAT3R */
  546. #define CSL_CSSTM_STMFEAT3R_NUMMAST_MASK (0x0000007FU)
  547. #define CSL_CSSTM_STMFEAT3R_NUMMAST_SHIFT (0U)
  548. #define CSL_CSSTM_STMFEAT3R_NUMMAST_RESETVAL (0x00000000U)
  549. #define CSL_CSSTM_STMFEAT3R_NUMMAST_MAX (0x0000007fU)
  550. #define CSL_CSSTM_STMFEAT3R_RESETVAL (0x00000000U)
  551. /* STMITCTRL */
  552. #define CSL_CSSTM_STMITCTRL_INTEGRATION_MODE_MASK (0x00000001U)
  553. #define CSL_CSSTM_STMITCTRL_INTEGRATION_MODE_SHIFT (0U)
  554. #define CSL_CSSTM_STMITCTRL_INTEGRATION_MODE_RESETVAL (0x00000000U)
  555. #define CSL_CSSTM_STMITCTRL_INTEGRATION_MODE_MAX (0x00000001U)
  556. #define CSL_CSSTM_STMITCTRL_RESETVAL (0x00000000U)
  557. /* STMCLAIMSET */
  558. #define CSL_CSSTM_STMCLAIMSET_CLAIMSET_MASK (0x0000000FU)
  559. #define CSL_CSSTM_STMCLAIMSET_CLAIMSET_SHIFT (0U)
  560. #define CSL_CSSTM_STMCLAIMSET_CLAIMSET_RESETVAL (0x00000000U)
  561. #define CSL_CSSTM_STMCLAIMSET_CLAIMSET_MAX (0x0000000fU)
  562. #define CSL_CSSTM_STMCLAIMSET_RESETVAL (0x00000000U)
  563. /* STMCLAIMCLR */
  564. #define CSL_CSSTM_STMCLAIMCLR_CLAIMCLR_MASK (0x0000000FU)
  565. #define CSL_CSSTM_STMCLAIMCLR_CLAIMCLR_SHIFT (0U)
  566. #define CSL_CSSTM_STMCLAIMCLR_CLAIMCLR_RESETVAL (0x00000000U)
  567. #define CSL_CSSTM_STMCLAIMCLR_CLAIMCLR_MAX (0x0000000fU)
  568. #define CSL_CSSTM_STMCLAIMCLR_RESETVAL (0x00000000U)
  569. /* STMLAR */
  570. #define CSL_CSSTM_STMLAR_ACCESS_W_MASK (0xFFFFFFFFU)
  571. #define CSL_CSSTM_STMLAR_ACCESS_W_SHIFT (0U)
  572. #define CSL_CSSTM_STMLAR_ACCESS_W_RESETVAL (0x00000000U)
  573. #define CSL_CSSTM_STMLAR_ACCESS_W_MAX (0xffffffffU)
  574. #define CSL_CSSTM_STMLAR_RESETVAL (0x00000000U)
  575. /* STMLSR */
  576. #define CSL_CSSTM_STMLSR_PRESENT_MASK (0x00000001U)
  577. #define CSL_CSSTM_STMLSR_PRESENT_SHIFT (0U)
  578. #define CSL_CSSTM_STMLSR_PRESENT_RESETVAL (0x00000000U)
  579. #define CSL_CSSTM_STMLSR_PRESENT_MAX (0x00000001U)
  580. #define CSL_CSSTM_STMLSR_LOCKED_MASK (0x00000002U)
  581. #define CSL_CSSTM_STMLSR_LOCKED_SHIFT (1U)
  582. #define CSL_CSSTM_STMLSR_LOCKED_RESETVAL (0x00000000U)
  583. #define CSL_CSSTM_STMLSR_LOCKED_MAX (0x00000001U)
  584. #define CSL_CSSTM_STMLSR_TYPE_MASK (0x00000004U)
  585. #define CSL_CSSTM_STMLSR_TYPE_SHIFT (2U)
  586. #define CSL_CSSTM_STMLSR_TYPE_RESETVAL (0x00000000U)
  587. #define CSL_CSSTM_STMLSR_TYPE_MAX (0x00000001U)
  588. #define CSL_CSSTM_STMLSR_RESETVAL (0x00000000U)
  589. /* STMAUTHSTATUS */
  590. #define CSL_CSSTM_STMAUTHSTATUS_NSID_MASK (0x00000003U)
  591. #define CSL_CSSTM_STMAUTHSTATUS_NSID_SHIFT (0U)
  592. #define CSL_CSSTM_STMAUTHSTATUS_NSID_RESETVAL (0x00000000U)
  593. #define CSL_CSSTM_STMAUTHSTATUS_NSID_MAX (0x00000003U)
  594. #define CSL_CSSTM_STMAUTHSTATUS_NSNID_MASK (0x0000000CU)
  595. #define CSL_CSSTM_STMAUTHSTATUS_NSNID_SHIFT (2U)
  596. #define CSL_CSSTM_STMAUTHSTATUS_NSNID_RESETVAL (0x00000000U)
  597. #define CSL_CSSTM_STMAUTHSTATUS_NSNID_MAX (0x00000003U)
  598. #define CSL_CSSTM_STMAUTHSTATUS_SID_MASK (0x00000030U)
  599. #define CSL_CSSTM_STMAUTHSTATUS_SID_SHIFT (4U)
  600. #define CSL_CSSTM_STMAUTHSTATUS_SID_RESETVAL (0x00000000U)
  601. #define CSL_CSSTM_STMAUTHSTATUS_SID_MAX (0x00000003U)
  602. #define CSL_CSSTM_STMAUTHSTATUS_SNID_MASK (0x000000C0U)
  603. #define CSL_CSSTM_STMAUTHSTATUS_SNID_SHIFT (6U)
  604. #define CSL_CSSTM_STMAUTHSTATUS_SNID_RESETVAL (0x00000000U)
  605. #define CSL_CSSTM_STMAUTHSTATUS_SNID_MAX (0x00000003U)
  606. #define CSL_CSSTM_STMAUTHSTATUS_RESETVAL (0x00000000U)
  607. /* STMDEVID */
  608. #define CSL_CSSTM_STMDEVID_NUMSP_MASK (0x0001FFFFU)
  609. #define CSL_CSSTM_STMDEVID_NUMSP_SHIFT (0U)
  610. #define CSL_CSSTM_STMDEVID_NUMSP_RESETVAL (0x00000000U)
  611. #define CSL_CSSTM_STMDEVID_NUMSP_MAX (0x0001ffffU)
  612. #define CSL_CSSTM_STMDEVID_RESETVAL (0x00000000U)
  613. /* STMDEVTYPE */
  614. #define CSL_CSSTM_STMDEVTYPE_MAJOR_TYPE_MASK (0x0000000FU)
  615. #define CSL_CSSTM_STMDEVTYPE_MAJOR_TYPE_SHIFT (0U)
  616. #define CSL_CSSTM_STMDEVTYPE_MAJOR_TYPE_RESETVAL (0x00000000U)
  617. #define CSL_CSSTM_STMDEVTYPE_MAJOR_TYPE_MAX (0x0000000fU)
  618. #define CSL_CSSTM_STMDEVTYPE_SUB_TYPE_MASK (0x000000F0U)
  619. #define CSL_CSSTM_STMDEVTYPE_SUB_TYPE_SHIFT (4U)
  620. #define CSL_CSSTM_STMDEVTYPE_SUB_TYPE_RESETVAL (0x00000000U)
  621. #define CSL_CSSTM_STMDEVTYPE_SUB_TYPE_MAX (0x0000000fU)
  622. #define CSL_CSSTM_STMDEVTYPE_RESETVAL (0x00000000U)
  623. /* STMPIDR4 */
  624. #define CSL_CSSTM_STMPIDR4_JEP106_CONT_MASK (0x0000000FU)
  625. #define CSL_CSSTM_STMPIDR4_JEP106_CONT_SHIFT (0U)
  626. #define CSL_CSSTM_STMPIDR4_JEP106_CONT_RESETVAL (0x00000000U)
  627. #define CSL_CSSTM_STMPIDR4_JEP106_CONT_MAX (0x0000000fU)
  628. #define CSL_CSSTM_STMPIDR4_FOURKB_COUNT_MASK (0x000000F0U)
  629. #define CSL_CSSTM_STMPIDR4_FOURKB_COUNT_SHIFT (4U)
  630. #define CSL_CSSTM_STMPIDR4_FOURKB_COUNT_RESETVAL (0x00000000U)
  631. #define CSL_CSSTM_STMPIDR4_FOURKB_COUNT_MAX (0x0000000fU)
  632. #define CSL_CSSTM_STMPIDR4_RESETVAL (0x00000000U)
  633. /* STMPIDR0 */
  634. #define CSL_CSSTM_STMPIDR0_PART_NUMBER_BITS7TO0_MASK (0x000000FFU)
  635. #define CSL_CSSTM_STMPIDR0_PART_NUMBER_BITS7TO0_SHIFT (0U)
  636. #define CSL_CSSTM_STMPIDR0_PART_NUMBER_BITS7TO0_RESETVAL (0x00000000U)
  637. #define CSL_CSSTM_STMPIDR0_PART_NUMBER_BITS7TO0_MAX (0x000000ffU)
  638. #define CSL_CSSTM_STMPIDR0_RESETVAL (0x00000000U)
  639. /* STMPIDR1 */
  640. #define CSL_CSSTM_STMPIDR1_PART_NUMBER_BITS11TO8_MASK (0x0000000FU)
  641. #define CSL_CSSTM_STMPIDR1_PART_NUMBER_BITS11TO8_SHIFT (0U)
  642. #define CSL_CSSTM_STMPIDR1_PART_NUMBER_BITS11TO8_RESETVAL (0x00000000U)
  643. #define CSL_CSSTM_STMPIDR1_PART_NUMBER_BITS11TO8_MAX (0x0000000fU)
  644. #define CSL_CSSTM_STMPIDR1_JEP106_BITS3TO0_MASK (0x000000F0U)
  645. #define CSL_CSSTM_STMPIDR1_JEP106_BITS3TO0_SHIFT (4U)
  646. #define CSL_CSSTM_STMPIDR1_JEP106_BITS3TO0_RESETVAL (0x00000000U)
  647. #define CSL_CSSTM_STMPIDR1_JEP106_BITS3TO0_MAX (0x0000000fU)
  648. #define CSL_CSSTM_STMPIDR1_RESETVAL (0x00000000U)
  649. /* STMPIDR2 */
  650. #define CSL_CSSTM_STMPIDR2_JEP106_BITS6TO4_MASK (0x00000007U)
  651. #define CSL_CSSTM_STMPIDR2_JEP106_BITS6TO4_SHIFT (0U)
  652. #define CSL_CSSTM_STMPIDR2_JEP106_BITS6TO4_RESETVAL (0x00000000U)
  653. #define CSL_CSSTM_STMPIDR2_JEP106_BITS6TO4_MAX (0x00000007U)
  654. #define CSL_CSSTM_STMPIDR2_JEDEC_MASK (0x00000008U)
  655. #define CSL_CSSTM_STMPIDR2_JEDEC_SHIFT (3U)
  656. #define CSL_CSSTM_STMPIDR2_JEDEC_RESETVAL (0x00000000U)
  657. #define CSL_CSSTM_STMPIDR2_JEDEC_MAX (0x00000001U)
  658. #define CSL_CSSTM_STMPIDR2_REVISION_MASK (0x000000F0U)
  659. #define CSL_CSSTM_STMPIDR2_REVISION_SHIFT (4U)
  660. #define CSL_CSSTM_STMPIDR2_REVISION_RESETVAL (0x00000000U)
  661. #define CSL_CSSTM_STMPIDR2_REVISION_MAX (0x0000000fU)
  662. #define CSL_CSSTM_STMPIDR2_RESETVAL (0x00000000U)
  663. /* STMPIDR3 */
  664. #define CSL_CSSTM_STMPIDR3_CUSTOMER_MODIFIED_MASK (0x0000000FU)
  665. #define CSL_CSSTM_STMPIDR3_CUSTOMER_MODIFIED_SHIFT (0U)
  666. #define CSL_CSSTM_STMPIDR3_CUSTOMER_MODIFIED_RESETVAL (0x00000000U)
  667. #define CSL_CSSTM_STMPIDR3_CUSTOMER_MODIFIED_MAX (0x0000000fU)
  668. #define CSL_CSSTM_STMPIDR3_REVAND_MASK (0x000000F0U)
  669. #define CSL_CSSTM_STMPIDR3_REVAND_SHIFT (4U)
  670. #define CSL_CSSTM_STMPIDR3_REVAND_RESETVAL (0x00000000U)
  671. #define CSL_CSSTM_STMPIDR3_REVAND_MAX (0x0000000fU)
  672. #define CSL_CSSTM_STMPIDR3_RESETVAL (0x00000000U)
  673. /* STMCIDR0 */
  674. #define CSL_CSSTM_STMCIDR0_PREAMBLE_MASK (0x000000FFU)
  675. #define CSL_CSSTM_STMCIDR0_PREAMBLE_SHIFT (0U)
  676. #define CSL_CSSTM_STMCIDR0_PREAMBLE_RESETVAL (0x00000000U)
  677. #define CSL_CSSTM_STMCIDR0_PREAMBLE_MAX (0x000000ffU)
  678. #define CSL_CSSTM_STMCIDR0_RESETVAL (0x00000000U)
  679. /* STMCIDR1 */
  680. #define CSL_CSSTM_STMCIDR1_PREAMBLE_MASK (0x0000000FU)
  681. #define CSL_CSSTM_STMCIDR1_PREAMBLE_SHIFT (0U)
  682. #define CSL_CSSTM_STMCIDR1_PREAMBLE_RESETVAL (0x00000000U)
  683. #define CSL_CSSTM_STMCIDR1_PREAMBLE_MAX (0x0000000fU)
  684. #define CSL_CSSTM_STMCIDR1_CLASS_MASK (0x000000F0U)
  685. #define CSL_CSSTM_STMCIDR1_CLASS_SHIFT (4U)
  686. #define CSL_CSSTM_STMCIDR1_CLASS_RESETVAL (0x00000000U)
  687. #define CSL_CSSTM_STMCIDR1_CLASS_MAX (0x0000000fU)
  688. #define CSL_CSSTM_STMCIDR1_RESETVAL (0x00000000U)
  689. /* STMCIDR2 */
  690. #define CSL_CSSTM_STMCIDR2_PREAMBLE_MASK (0x000000FFU)
  691. #define CSL_CSSTM_STMCIDR2_PREAMBLE_SHIFT (0U)
  692. #define CSL_CSSTM_STMCIDR2_PREAMBLE_RESETVAL (0x00000000U)
  693. #define CSL_CSSTM_STMCIDR2_PREAMBLE_MAX (0x000000ffU)
  694. #define CSL_CSSTM_STMCIDR2_RESETVAL (0x00000000U)
  695. /* STMCIDR3 */
  696. #define CSL_CSSTM_STMCIDR3_PREAMBLE_MASK (0x000000FFU)
  697. #define CSL_CSSTM_STMCIDR3_PREAMBLE_SHIFT (0U)
  698. #define CSL_CSSTM_STMCIDR3_PREAMBLE_RESETVAL (0x00000000U)
  699. #define CSL_CSSTM_STMCIDR3_PREAMBLE_MAX (0x000000ffU)
  700. #define CSL_CSSTM_STMCIDR3_RESETVAL (0x00000000U)
  701. #ifdef __cplusplus
  702. }
  703. #endif
  704. #endif